

Errata

Title & Document Type: 853A Economy Spectrum Analyzer Operation and Service Manual

Manual Part Number: 00853-90010

Revision Date: August 1982

About this Manual

We've added this manual to the Agilent website in an effort to help you support your product. This manual provides the best information we could find. It may be incomplete or contain dated information, and the scan quality may not be ideal. If we find a better copy in the future, we will add it to the Agilent website.

HP References in this Manual

This manual may contain references to HP or Hewlett-Packard. Please note that Hewlett-Packard's former test and measurement, life sciences, and chemical analysis businesses are now part of Agilent Technologies. The HP XXXX referred to in this document is now the Agilent XXXX. For example, model number HP8648A is now model number Agilent 8648A. We have made no changes to this manual copy.

Support for Your Product

Agilent no longer sells or supports this product. You will find any other available product information on the Agilent Test & Measurement website:

www.agilent.com

Search for the model number of this product, and the resulting product page will guide you to any available information. Our service centers may be able to perform calibration if no repair parts are needed, but no other support from Agilent is available.



**HEWLETT
PACKARD**

ECONOMY SPECTRUM ANALYZER OPERATION

Copyright © 1982, HEWLETT-PACKARD COMPANY
1400 FOUNTAIN GROVE PARKWAY, SANTA ROSA, CALIFORNIA, 95404, U.S.A.

CONTENTS

Chapter	Page	Chapter	Page
INTRODUCTION	1	Trace A, Trace B	13
Signal Analysis	1	DGTL AVG	13
BASIC DESCRIPTION	3	Input-B→A	14
1 GETTING STARTED	4	Plot Graf, Plot Trace, HP-IB Clear	14
Operating Precautions	4	3 SPECIAL TOPICS	16
Line Power On	4	Maximum Dynamic Range	16
Front-Panel Adjustment Procedure	4	Harmonic Mixing	17
Display Adjustments—HP 853A	4	Improving Amplitude Measurement Accuracy—IF Substitution	23
Spectrum Analyzer Display	4	4 TYPICAL MEASUREMENTS	27
Display Adjustments—HP 180-Series Display Mainframe	5	Distortion	27
Frequency and Amplitude Adjustments—HP 8558B Spectrum Analyzer	5	Modulation	28
Frequency and Amplitude Adjustments—HP 8557A Spectrum Analyzer	6	Noise	31
Frequency and Amplitude Adjustments—HP 8559A Spectrum Analyzer	6	Electromagnetic Interference (EMI)	33
Normal Settings	7	Swept-Frequency Response	33
Three-Knob Operation	7	CATV Measurements	34
2 FRONT PANEL OPERATION	9	5 HP-IB REMOTE OPERATION	35
Tuning, Frequency GHz, Frequency MHz, Start-Center	9	APPENDIX A	
Frequency Band GHz, Sig Ident, ALT-IF	9	AMPLITUDE CONVERSIONS	43
Frequency Cal	9	Conversion Equations	43
Frequency Span/Division, Resolution	9	APPENDIX B	
Bandwidth	10	PROGRAMMING EXAMPLES FOR THE HP 853A	44
Reference Level, Input Atten, Amplitude Scale	11	APPENDIX C	
Sweep Time/DIV, Sweep Trigger	12	180-SERIES DISPLAYS	49
Video Filter	12	APPENDIX D	
Baseline Clipper	12	CONTROL FUNCTIONS	52

INTRODUCTION

SIGNAL ANALYSIS

The spectrum analyzer is a receiver that displays signals in the frequency domain. The CRT on the spectrum analyzer mainframe displays signal amplitude (A) on the vertical axis (see Figure 1) and frequency (f) on the horizontal axis. To visualize how a spectrum analyzer displays the frequency domain, picture a tuneable bandpass filter that scans the frequency axis. At any point on the frequency axis, the spectrum analyzer displays only the signal component it is tuned to receive, rejecting all others. In this way, the individual frequency components of a signal are

viewed separately. In comparison, an oscilloscope displays the signal in the time domain, and the displayed amplitude represents the vector sum of all signal components.

This manual will acquaint you with various kinds of spectrum measurements, and the techniques for making them with a Hewlett-Packard economy spectrum analyzer: Model 8559A, 8558B, or 8557A. Further information on specific topics related to signal analysis is available in HP Application Notes, which can be obtained by contacting your nearest Hewlett-Packard sales office.







Figure 1. Frequency and Time Domain



HP 85588



HP 8557A



HP 853A/8559A

Figure 2. The HP Economy Spectrum Analyzer Family

BASIC DESCRIPTION

An HP economy spectrum analyzer consists of either the HP 853A Spectrum Analyzer Display mainframe or an HP 180-series Display mainframe plus one of three different spectrum analyzer plug-ins: the HP 8559A Spectrum Analyzer, the HP 8558B Spectrum Analyzer, or the HP 8557A Spectrum Analyzer. The HP 853A Display mainframe and the three plug-in spectrum analyzers are shown in Figure 2.

HP 8559A Spectrum Analyzer

The HP 8559A Spectrum Analyzer plug-in employs harmonic mixing to cover a measurement range of 10 MHz to 21 GHz in six frequency bands. It can display frequency spans as narrow as 100 kHz, and as wide as 9 GHz (the latter in full span mode). A five-digit LED readout indicates the spectrum analyzer center frequency with a resolution of 1 MHz. The HP 8559A can be used to measure signals over an amplitude range of -111 dBm to $+30$ dBm.

HP 8558B Spectrum Analyzer

The HP 8558B Spectrum Analyzer plug-in has a measurement range of 100 kHz to 1500 MHz, and can display frequency spans from 50 kHz to 1000 MHz. A four-digit LED readout indicates the spectrum analyzer start or center frequency with a resolution of 1 MHz or 100 kHz. The HP 8558B can be used to measure signals over an amplitude range of -117 dBm to $+30$ dBm. A front-panel 1ST LO OUTPUT is provided for stimulus/response measurements, using the HP 8444A Option 059 Tracking Generator.

HP 8557A Spectrum Analyzer

The HP 8557A Spectrum Analyzer plug-in has a measurement range of 10 kHz to 350 MHz, and can display frequency spans as narrow as 50 kHz, and as wide as 350 MHz. A four-digit LED readout indicates the spectrum analyzer start or center frequency with a resolution of 1 MHz or 100 kHz. The HP 8557A can measure signals over an amplitude range of -117 dBm to $+20$ dBm.

Features common to the three economy spectrum analyzer plug-ins include:

- Zero span mode enables operation as a manually-tuned receiver for time domain display of signal modulation.

- Resolution bandwidths in 1–3 sequence from 1 kHz to 3 MHz.
- Frequency span control and resolution bandwidth control can be coupled to function as a single "zoom" control.
- Automatic sweep control coupled to frequency span, resolution bandwidth, and video filter to maintain CRT display calibration.
- Absolute amplitude calibration and direct readout of the reference level. CW signals at or below the reference level are automatically below the gain compression level.
- Low internal harmonic and intermodulation distortion, typically provides greater than 70 dB of dynamic range for distortion measurement.
- Probe power jack for signal analysis with high-impedance active probes, such as the HP 1121A (features on HP 8558B and 8557A only).

HP 853A Spectrum Analyzer Display

The HP 853A Spectrum Analyzer Display is a large-screen, digital storage display mainframe for use exclusively with the HP 8559A, 8558B, and 8557A Spectrum Analyzer plug-ins. Digital memory provides buffer storage for two independent traces, both of which can be displayed or blanked as desired. Digital processing also provides push-button features such as maximum signal hold, digital averaging, and trace normalization. A conventional analog display mode can also be selected.

The HP 853A has limited HP-IB capabilities. CRT trace and graticule data is dumped directly to a listen-only HP-IB plotter by pressing two front-panel push buttons. Control settings on the spectrum analyzer plug-in cannot be monitored via the HP-IB; however, all digital display functions are programmable via a controller, and two lines of annotation can be displayed on the CRT for labelling purposes or operator prompting. In addition, controller commands allow transfer of trace data for analysis or storage.

CHAPTER 1 GETTING STARTED

OPERATING PRECAUTIONS

The HP 8559A, 8558B, and 8557A Spectrum Analyzer plug-ins are sensitive measuring instruments. Overloading their inputs with too much power, peak voltage, or dc voltage will permanently damage their input circuits. Do not exceed the input levels specified below:

Maximum Input (Damage) Levels

HP 8559A

Total Power:

+20 dBm (0.1W, 2.2 Vrms) with 0 dB input attenuation

+30 dBm (1W, 7.1 Vrms) with ≥ 10 dB input attenuation

dc or ac (<100 Hz): $\pm 7.1V$

Peak Pulse Power: +50 dBm (100W, $>10 \mu\text{sec}$ pulse width, 0.01% duty cycle) with ≥ 30 dB input attenuation

HP 8558B

Total Power:

+30 dBm (1W, 7.1 Vrms)

dc or ac (<100 Hz): $\pm 50V$

Peak Pulse Power: +50 dBm (100W, $>10 \mu\text{sec}$ pulse width, 0.01% duty cycle) with ≥ 20 dB input attenuation

HP 8557A

Total Power:

+20 dBm (0.1W, 2.2 Vrms)

dc or ac (<100 Hz): $\pm 30V$

NOTE

When you are measuring input signals of unknown power levels, a preliminary instrument setting of ≥ 30 dB INPUT ATTEN is recommended.

CAUTION

Although the spectrum analyzer's reference level can be set for power levels up

to +60 dBm, the total input power must not exceed the absolute maximum limits listed above.

LINE POWER ON

Before connecting the line power cord, make sure the proper line voltage and line fuse have been selected for the display mainframe. Failure to set the ac power input selector on the display mainframe to correspond with the level of the ac source voltage could cause damage to the instrument when the power cord is plugged in.

WARNING

The spectrum analyzer and any device connected to it must be connected to power line ground. Failure to ensure proper grounding could result in a shock hazard to personnel or damage to the instrument.

LINE power is switched at the display mainframe front panel. A safety indicator lights when the ac power is on. NEVER remove a spectrum analyzer plug-in from the display mainframe without first switching the ac LINE power switch to OFF.

For optimum performance, you should allow the spectrum analyzer to warm up for at least 30 minutes before using it to make measurements.

FRONT-PANEL ADJUSTMENT PROCEDURE

The front-panel adjustment procedure adapts the HP 8559A, 8558B, or 8557A Spectrum Analyzer plug-in to a particular display mainframe, and should be performed daily after instrument warm-up. The step-by-step adjustment is also an excellent way for new users to become acquainted with the various spectrum analyzer controls. Once the procedure is completed, the spectrum analyzer is calibrated for absolute amplitude and frequency measurements. Make the adjustment settings shown in Table 1 before you start the adjustment procedure.

DISPLAY ADJUSTMENTS - HP 853A Spectrum Analyzer Display

1. Switch LINE power OFF then ON while holding PLOT GRAT push button depressed to activate the

Table 1. Adjustment Settings

Function	Setting
Spectrum Analyzer Plug-In	
INPUT ATTEN (dB)*	10 dB
REFERENCE LEVEL	0 dBm
Option 002	+50 dBmV
REF LEVEL FINE	0 dBm
Amplitude Scale	LIN
FREQ SPAN/DIV	10 MHz (uncoupled)
RESOLUTION BW	1 MHz (uncoupled)
SWEEP TIME/DIV	AUTO
SWEEP TRIGGER	FREE RUN
START-CENTER	CENTER
(8558B, 8557A)	
FREQUENCY BAND GHz	.01-3
(8559A)	
TUNING	>60 MHz
BASELINE CLIPPER	OFF
VIDEO FILTER	OFF
*On older plug-ins, set OPTIMUM INPUT to -30 dBm.	
HP 853A Spectrum Analyzer Display	
TRACE A	WRITE
TRACE B	STORE BLANK
DGTL AVG	OFF
INPUT-B→A	OFF
HP 180-Series Display Mainframe	
DISPLAY	INT
MAGNIFIER	X1
SCALE (180TR, 182T)	OFF
PERSISTENCE (181T/TR)	MIN
Display Mode (181T/TR)	WRITE

digital test routines. The "#0" that appears on the left side of the CRT means digital test routine #0 is now activated.

- Press and release the PLOT GRAT push button four times to step to digital test routine #4, as indicated by the "#4" displayed on the left side of the CRT.
- With an adjustment tool, adjust the FOCUS control as necessary to make the characters on the CRT as clear as possible.
- Adjust the X POSN and Y POSN controls to align the square trace pattern with the outermost CRT graticule lines.

- Momentarily press the PLOT GRAT and PLOT TRACE push buttons simultaneously to exit the digital test routines.

DISPLAY ADJUSTMENTS - HP 180-Series Display Mainframe

- With an adjustment tool, adjust the VERTICAL POSN control to place the CRT trace on a horizontal graticule line near the CRT center.
- Reduce the INTENSITY and set the SWEEP TIME/DIV control to MAN. Use the MAN SWEEP knob to center the CRT dot.

CAUTION

Leaving a dot on the CRT for prolonged periods at high intensity can burn the phosphor.

- Adjust FOCUS and ASTIG controls for the smallest round dot possible.
- Reset the SWEEP TIME/DIV control to AUTO and increase the INTENSITY for an optimum CRT trace. Adjust the HORIZONTAL POSITION control to center the CRT trace. If the horizontal deflection is not exactly 10 divisions, adjust the HORIZ GAIN control located on the rear panel of the spectrum analyzer plug-in.

NOTE

To adjust the HORIZ GAIN, you must switch the LINE power OFF, then remove the spectrum analyzer plug-in from the mainframe.

- Adjust TRACE ALIGN so that the CRT trace is parallel to the horizontal graticule lines.

FREQUENCY AND AMPLITUDE ADJUSTMENTS — HP 8558B Spectrum Analyzer

- Adjust VERTICAL POSN until the CRT trace aligns with the bottom CRT graticule line.
- Connect the 35 MHz CAL OUTPUT to the spectrum analyzer input and center the 35 MHz signal with the TUNING control.
- Narrow the FREQ SPAN/DIV to 200 kHz and adjust the REF LEVEL FINE control as necessary to position the 35 MHz signal peak near the top CRT graticule line.

4. Center the signal again, if necessary, and adjust **FREQ CAL** to calibrate the **FREQUENCY GHz** readout at 0.035 GHz.
5. Set the **FREQ SPAN/DIV** control to 1 MHz and adjust the **REF LEVEL FINE** control to place the 35 MHz signal peak at the top CRT graticule line.
6. Press the 10 dB/DIV Amplitude Scale push button. Adjust **VERTICAL GAIN** to place the signal peak at the top CRT graticule line.
7. Press the LIN Amplitude Scale push button. Adjust the **REF LEVEL FINE** control to place the signal peak at the top graticule line.
8. Repeat steps 6 and 7 until the signal peak remains at the top CRT graticule line when the Amplitude Scale is alternated between 10 dB/DIV and LIN.
9. Set the **REF LEVEL FINE** control to 0 and the **REFERENCE LEVEL** control to -10 dBm.
10. Press the LIN Amplitude Scale push button and adjust **REF LEVEL CAL** to place the signal peak at the top CRT graticule line.
7. Connect the 280 MHz CAL OUTPUT to the spectrum analyzer input. Center the signal on the CRT with the **TUNING** control, pressing the **FREQUENCY CAL** push button two or three times. The **FREQUENCY MHz** readout will indicate 280 MHz \pm 5 MHz.
8. Press the LIN Amplitude Scale push button. Adjust the **REF LEVEL FINE** control to place the signal peak at the top CRT graticule line.
9. Press the 10 dB/DIV Amplitude Scale push button. Adjust **VERTICAL GAIN** to place the signal peak at the top CRT graticule line.
10. Repeat steps 8 and 9 until the signal peak remains at the top CRT graticule line when the Amplitude Scale is alternated between 10 dB/DIV and LIN.
11. Set the **REF LEVEL FINE** control to 0, and the **REFERENCE LEVEL** control to -30 dBm (+20 dBmV for Option 002 instruments).
12. Press the LIN Amplitude Scale push button and adjust **REF LEVEL CAL** to place the signal peak at the top CRT graticule line.

FREQUENCY AND AMPLITUDE ADJUSTMENTS — HP 857A Spectrum Analyzer

1. Adjust **VERTICAL POSN** until the CRT trace aligns with the bottom graticule line.
2. Center the LO feedthrough (i.e., the "signal" at 0 MHz) on the CRT with the **TUNING** control, pressing the **FREQUENCY CAL** push button two or three times to remove tuning hysteresis in the first LO (YIG oscillator).
3. Narrow the **FREQ SPAN/DIV** to 200 kHz and press the **FREQUENCY CAL** push button once more. Adjust the **REF LEVEL FINE** control as necessary to position the signal peak near the top CRT graticule line.
4. Center the LO feedthrough again, if necessary, and adjust **FREQUENCY ZERO** to calibrate the **FREQUENCY MHz** readout at 00.0 MHz.
5. Set the **FREQ SPAN/DIV** control to 1 MHz and the **REF LEVEL FINE** control to 0. Adjust the **TUNING** control for a **FREQUENCY MHz** readout of approximately 280 MHz.
6. Press the 10 dB/DIV Amplitude Scale push button, and set the **REFERENCE LEVEL** control to -20 dBm (+30 dBmV for Option 002 instrument).

FREQUENCY AND AMPLITUDE ADJUSTMENTS — HP 8559A Spectrum Analyzer

1. Adjust **VERTICAL POSN** to align the CRT trace with the bottom graticule line.
2. Center the LO feedthrough (i.e., the "signal" at 0 MHz) on the CRT with the **TUNING** control.
3. Narrow the **FREQ SPAN/DIV** to 200 kHz. Adjust the **REF LEVEL FINE** control as necessary to position the signal peak near the top CRT graticule line.
4. Center the LO feedthrough again, if necessary, and adjust **FREQ ZERO** to calibrate the **FREQUENCY MHz** readout at 00.0 MHz.
5. Set the **FREQ SPAN/DIV** control to 1 MHz and the **REF LEVEL FINE** control to 0. Adjust the **TUNING** control for a **FREQUENCY MHz** readout of approximately 250 MHz.
6. Press the 10 dB/DIV Amplitude Scale push button, and set the **REFERENCE LEVEL** control to -20 dBm (+30 dBmV for Option 002 instruments).
7. Connect the 250 MHz CAL OUTPUT to the spectrum analyzer input, and center the signal on the CRT with the **TUNING** control. The **FREQUENCY MHz** readout will indicate 250 MHz \pm 3 MHz.

8. Press the LIN Amplitude Scale push button. Adjust the REF LEVEL FINE control to place the signal peak at the top CRT graticule line.
9. Press the 10 dB/DIV Amplitude Scale push button. Adjust VERTICAL GAIN to place the signal peak at the top CRT graticule line.
10. Repeat steps 8 and 9 until the signal peak remains at the top CRT graticule line when the Amplitude Scale is alternated between 10 dB/DIV and LIN.
11. Set the REF LEVEL FINE control to 0, and the REFERENCE LEVEL control to -30 dBm ($+20$ dBmV for Option 002 instruments).
12. Press the LIN Amplitude Scale push button, and adjust REF LEVEL CAL to place the signal peak at the top CRT graticule line.

NORMAL SETTINGS

Certain control settings such as 10 dB/DIV, AUTO, and FREE RUN are used for the majority of measurements, and so are classified as normal settings. Table 2 lists the normal settings for the HP 8559A, 8558B, and 8557A Spectrum Analyzer plug-ins, as well as for the HP 853A Spectrum Analyzer Display and the HP 180-series Display Mainframes. Note that many of the normal settings are coded green on the front panels of the instruments.

With normal settings, most measurements are made using only the TUNING, FREQ SPAN/DIV, and REFERENCE LEVEL controls. In addition, the spectrum analyzer amplitude is calibrated for any combination of control settings as long as the AUTO sweep mode is selected. Refer to Chapter 2 for further details.

THREE-KNOB OPERATION

Most measurements made with an economy spectrum analyzer utilize only three of the spectrum analyzer controls:

TUNING adjusts the start or center frequency.

FREQUENCY SPAN/DIV selects the frequency calibration of the CRT horizontal axis. Optimum RESOLU-



Table 2. Normal Settings

Function	Setting
Spectrum Analyzer Plug-In	
INPUT ATTEN (dB)* Amplitude Scale	10 dB
FREQ SPAN/DIV and RESOLUTION BW	10 dB/DIV OPTIMUM ₁ (coupled)
SWEEP TIME/DIV	AUTO
SWEEP TRIGGER	FREE RUN
START-CENTER (8558B, 8557A)	CENTER
BASELINE CLIPPER	OFF
VIDEO FILTER	OFF
ALT IF (8559A)	OFF
SIG IDENT (8559A)	OFF
*On older plug-ins, set OPTIMUM INPUT to -30 dBm.	
HP 853A Spectrum Analyzer Display	
TRACE A	WRITE
TRACE B	WRITE
DGTL AVG	OFF
INPUT-B→A	OFF
HP 180-Series Display Mainframe	
DISPLAY	INT
MAGNIFIER	X1
SCALE (180T, 180TR)	OFF
PERSISTENCE (181T/TR)	MIN
Display Mode (181T/TR)	WRITE

TION BW is automatically selected whenever the two knobs are coupled with their green arrows aligned.


The REFERENCE LEVEL control varies the absolute power level (in dBm) at the top CRT graticule line. Changes in INPUT ATTEN also affect the reference level.

Figure 3 illustrates the use of these three controls with normal settings to make a typical measurement. The illustrations show the sequence employed to measure a signal of -20.0 dBm at 30 MHz.





1. TUNE TO SIGNAL

Select a wide frequency span and tune the signal to center screen, with the TUNING control. Signal frequency is indicated by the FREQUENCY MHz readout (50 MHz).



2. ZOOM-IN

Reduce the frequency span. Resolution bandwidth, sweep time, and video filter bandwidth are automatically set to maintain an amplitude-calibrated display. The TUNING control can be used to adjust center frequency.



3. SET AMPLITUDE LEVEL

Raise the signal to the reference level, the top CRT graticule line, and read the amplitude in dBm (-20 dBm). The calibrated 10-dB steps and 12-dB vernier of the REFERENCE LEVEL control allow accurate IF substitution measurement of various signal amplitudes.

Figure 3. Measuring a Signal with an Economy Spectrum Analyzer (HP 8558B)

CHAPTER 2 FRONT PANEL OPERATION

This chapter provides detailed functional descriptions of the major front-panel controls on the HP 8559A, 8558B, and 8557A Spectrum Analyzer plug-ins, and the HP 853A Spectrum Analyzer Display mainframe. Spectrum analyzer controls are the same for all three plug-ins unless otherwise noted. All controls, indicators, and connectors on the plug-ins and on the HP 853A Display are identified and briefly described in Appendix D, Economy Spectrum Analyzer Family Front- and Rear-Panel Features.


HP 8559A, 8558B, and 8557A Spectrum Analyzers

TUNING

FREQUENCY GHz (HP 8559A)

FREQUENCY MHz (HP 8558B, 8557A)

START-CENTER




The TUNING control adjusts the center frequency (or start frequency) of the spectrum analyzer. This frequency is displayed on the FREQUENCY GHz or FREQUENCY MHz readout. In addition, the TUNING control positions the tuning marker when the spectrum analyzer is being operated in the F span mode.

The START-CENTER push button selects the tuning mode of the spectrum analyzer; for example, with START selected, the FREQUENCY readout corresponds to the frequency at the left side of the CRT display. The START-CENTER push button has no effect in zero span mode because the spectrum analyzer is tuned to a fixed frequency instead of being swept.

FREQUENCY BAND GHz (HP 8559A)

SIG IDENT (HP 8559A)

ALT IF (HP 8559A)



The FREQUENCY BAND GHz push buttons on the HP 8559A perform several functions associated with harmonic mixing (refer to Chapter 3). Selection of a particular frequency

band automatically shifts the FREQUENCY GHz readout and adjusts the CRT frequency and amplitude calibration as necessary for proper display of in-band signals. In addition, the input mixer is biased to provide maximum conversion efficiency for the particular LO harmonic used.

The FREQUENCY BAND GHz and SIG IDENT controls are used together to determine the harmonic mixing mode (and, therefore, the correct frequency band) for an unknown signal. On alternate sweeps, the signal identifier shifts the spectrum analyzer IF and decreases the overall gain by approximately 6 dB. When the correct frequency band is selected, the unknown signal shifts to the left by 1 MHz as shown in Figure 4. Once the unknown signal is tuned to the CRT center and is correctly identified, its frequency can be read directly on the FREQUENCY GHz readout.

The ALT IF control shifts the first IF 15 MHz to eliminate baseline lift caused by a 3 GHz input signal (normal IF is approximately 3.0075 GHz).




Figure 4. Correct Signal Identification with the HP 8559A

FREQUENCY CAL (HP 8558B)

The FREQUENCY CAL push button removes tuning hysteresis in the swept first LO (a YIG oscillator) of the HP 8558B. Tuning changes of more than 50 MHz should be followed by a press or two of this push button to ensure frequency accuracy; it is good practice to always press FREQUENCY CAL before calibrating the FREQUENCY MHz readout, selecting narrow spans, and making frequency measurements.

FREQUENCY SPAN/DIVISION RESOLUTION BANDWIDTH



The **FREQ SPAN/DIV** control sets the horizontal calibration of the CRT.

When it is pushed in, the **FREQ SPAN/DIV** control mechanically couples with the **RESOLUTION BW** control. For normal operations, the two controls are

coupled with their **OPTIMUM** markings (> <) aligned to form an effective "zoom" control.

F (Full Band - HP 8559A)

The HP 8559A sweeps the entire selected frequency band in the full-band mode. In addition, a tuning marker is displayed on the CRT, and the frequency of an in-band signal located at the tuning marker is indicated on the **FREQUENCY GHz** readout. Once the tuning marker is positioned under an unknown signal, the frequency span can be narrowed for detailed signal analysis. Note that displayed signals are not necessarily in the selected frequency band—the signal identifier is provided to identify the correct frequency band for an unknown signal.

F (Full Span - HP 8557A)

The HP 8557A sweeps its entire frequency range in the full span mode. The **FREQUENCY MHz** readout shows the frequency of the tuning marker displayed on the CRT. After the tuning marker is positioned under an unknown signal, the frequency span can be narrowed for detailed signal analysis.




Figure 5. Tuning Marker in Full Span

MHz/DIV
kHz/DIV

The per-division mode selects a particular frequency calibration for the CRT horizontal axis. Settings

are provided in a 1-2-5 sequence for a wide range of frequency spans.

0 (Zero Span)

The zero span mode can be used to recover the modulation on a carrier signal. In this mode, the first LO is tuned to a fixed frequency; and the spectrum analyzer operates as a manually tuned, variable bandwidth receiver at the frequency indicated by the **FREQUENCY GHz** or **FREQUENCY MHz** readout. This allows the carrier modulation to be displayed in the time domain, as shown in Figure 6. The calibrated **SWEEP TIME/DIV** control provides calibrated sweep times for use with zero span. **VIDEO TRIGGER** synchronizes the sweep with the demodulated waveform.





Figure 6. Time-Domain Display of a Demodulated AM Signal in Zero Span

The **RESOLUTION BW** control selects the spectrum analyzer 3-dB bandwidth. Eight bandwidths are provided, ranging from 1 kHz to 3 MHz in a 1-3 sequence. In normal operation, the **RESOLUTION BW** control is coupled with the **FREQ SPAN/DIV** control, and the **OPTIMUM** markings (> <) on the two controls are aligned to provide an aspect ratio (ratio of total span to resolution bandwidth) of approximately 1 percent. The controls may be coupled for other ratios.

Resolution bandwidth determines the sensitivity and resolution of the spectrum analyzer. Each decade of reduction in resolution bandwidths lowers the spectrum analyzer noise floor by approximately 10 dB, allowing lower signals to be measured. Additionally, a narrow resolution bandwidth enables closely-spaced signals to be resolved, as shown in Figure 7. These advantages must be balanced against the increased sweep time necessary to ensure amplitude calibration with narrower bandwidths. With the **AUTO** sweep time setting selected, the spectrum analyzer automatically adjusts the sweep speed to maintain a calibrated display.

**REFERENCE LEVEL
INPUT ATTEN:
Amplitude Scale**



The reference level — that is, the top CRT graticule line — is used to make accurate amplitude measurements. The reference level is determined by a combination of IF gain (REFERENCE LEVEL control) and RF attenuation (INPUT ATTEN control). The REFERENCE LEVEL/INPUT ATTEN control knob adjusts the IF gain in 10-dB

steps, and when pushed in, adjusts the input attenuation. The FINE control is a calibrated vernier which provides 12-dB of continuous IF gain adjustment.

Input attenuation (blue numbers) can be adjusted in 10-dB steps by pushing and turning the outer REFERENCE LEVEL knob. Except for noise measurements, or when maximum sensitivity is required, a minimum INPUT ATTEN setting of 10 dB is recommended to ensure good input SWR and amplitude accuracy.

The REFERENCE LEVEL/INPUT ATTEN control may be used to make both relative and absolute measurements. Of the two methods, absolute amplitude measurement provides the greater accuracy and is recommended especially for measuring low-level signals.

To make an absolute amplitude measurement, position the peak of the input signal on the reference level line with the REFERENCE LEVEL control. In the example shown in Figure 8, the amplitude of f_1 is -10 dBm.

To make a relative amplitude measurement, use the REFERENCE LEVEL control and the 10 dB/DIV and 1 dB/DIV Amplitude Scale push buttons. In Figure 8, the amplitude of f_2 can be read from the CRT display as -60 dBm; that is, 50 dB below the reference level of -10 dBm. Note that with an Amplitude Scale of 10 dB/DIV selected, the CRT is calibrated over the top seven divisions, with the bottom division compressed for ease in locating low-level signals.

Pressing the LIN push button selects an Amplitude Scale proportional to volts, with the bottom graticule line representing 0 volts and the top graticule line (the reference level) unchanged.




Figure 7. Narrowing of the IF Filters Allows Resolution of Adjacent Signals





Figure 8. Relative and Absolute Amplitude Measurements

SWEEP TIME/DIV SWEEP TRIGGER



The SWEEP TIME / DIV control selects the sweep speed of the spectrum analyzer in much the same way as its oscilloscope counterpart. The

Per-Division mode permits manual selection of a calibrated sweep time, which is useful for making time-domain measurements in zero span. Sweep time can be manually selected with other frequency span settings as well (such as MHz / DIV, kHz / DIV, etc); however, the sweep speed **must** be slow enough to allow the spectrum analyzer to fully respond to input signals. If the spectrum analyzer is being swept too fast for the selected settings, signal responses will droop, yielding incorrect amplitude readings.

The AUTO mode is recommended for normal operation. When SWEEP TIME / DIV is set to AUTO, the sweep time is automatically adjusted for all FREQUENCY SPAN / DIV, RESOLUTION BW, and VIDEO FILTER control settings to maintain a calibrated amplitude display. The effect of the AUTO SWEEP setting can be observed by decreasing the video filter bandwidth. The sweep rate slows automatically with narrower video filter bandwidths to allow the spectrum analyzer more time to respond. A similar effect results when the resolution bandwidth is narrowed, or the frequency span is widened.

The MAN (manual) mode enables you to sweep the spectrum analyzer across the frequency band with the MAN SWEEP control.

The SWEEP TRIGGER control provides four different modes for triggering the spectrum analyzer sweep. LINE, FREE RUN, and SINGLE operate in much the same manner as their oscilloscope counterparts. The spring-loaded SINGLE SWEEP setting stops or starts the sweep.

The VIDEO TRIGGER setting allows the spectrum analyzer to be triggered on a detected modulation waveform. Approximately one-half major division of amplitude change, as seen on the CRT, is necessary to trigger a sweep. Video triggering in zero span mode allows accurate time-domain measurements of many modulation waveforms, without the need for a specialized receiver.

VIDEO FILTER



The VIDEO FILTER control is useful for noise measurements and observations of low-level signals close to the spectrum analyzer noise floor. The video filter is a post-detection low-pass filter which smooths the CRT trace by averaging random noise, as shown in Figure 9. The video filter bandwidth is automatically scaled to the RESOLUTION BW setting. The MAX (detent) position selects a 1.5 Hz video filter bandwidth for maximum noise averaging. This position is provided for noise-level and sensitivity measurements, and should **not** be used for measurements of CW signals.

BASELINE CLIPPER

The BASELINE CLIPPER control is used to prevent baseline "blooming" when the spectrum analyzer is operated in an HP 181T/TR Display mainframe. The baseline clipper blanks a variable lower portion of the CRT display. The control has no effect when an HP 853A Spectrum Analyzer Display mainframe is being used, except in the analog display mode.




Figure 9. Video Filtering

HP 853A Spectrum Analyzer Display

TRACE A TRACE B

Two digital trace memories (A and B) are provided for independent storage of two CRT traces. The video signal from the spectrum analyzer plug-in is converted to digital information and stored in trace memory (see Figure 10). The trace memory is in turn written to the CRT display at a refresh rate of about 55 Hz (rapid enough to prevent trace flickering). Trace A and trace B may be displayed separately or simultaneously.

CLEAR WRITE

In the clear write mode, the trace memory is continuously updated with the current input signal data, and the contents of trace memory are displayed on the CRT.

MAX HOLD

In the maximum hold mode, the contents of the trace memory are continuously compared with the current input signal data and are updated to reflect the maximum signal values. The contents of trace memory are displayed on the CRT.

STORE VIEW

In the store view mode, the data currently in the trace memory are preserved and displayed on the CRT.

STORE BLANK

In the store blank mode, the data currently in the trace memory are preserved but are not displayed on the CRT.

ANALOG DISPLAY

The analog display mode is selected by pressing both STORE BLANK push buttons. In this mode, the CRT display switches to a conventional analog display of the current input signal.

DGTL AVG

Digital averaging improves the ability of the spectrum analyzer to measure low-level signals—signals that might otherwise be masked by noise. Unlike video filtering, digital averaging smooths the CRT trace without necessitating an increase in spectrum analyzer sweep time.

To use digital averaging, first select the spectrum analyzer control settings for the measurement you wish to perform. Then press the DGTL AVG push button and note the reduction in displayed noise on the CRT. Digital averaging should be restarted after any change you make in the spectrum analyzer control settings to ensure that all signals are displayed with the proper amplitude calibration.

Digital averaging employs a filtering algorithm that averages trace data from sweep to sweep. After the initial sweep, the trace data for each subsequent sweep is exponentially weighted and added to the contents of the trace memory. Thus, the degree of trace averaging is directly related to the number of sweeps. The exponentially weighted algorithm is expressed as follows:

$$Y_N = S_N \quad (N=1)$$

$$= Y_{N-1} + (S_N - Y_{N-1})/F \quad (1 < N < 64)$$

$$= Y_{N-1} + (S_N - Y_{N-1})/64 \quad (N > 64)$$

Where Y_N = current contents of trace memory

Y_{N-1} = previous contents of trace memory

S_N = current input signal data

N = sweep number

$$F = 2^{N/64} \quad (1 < N < 64)$$




Figure 10. Trace Memory in the HP 853A Spectrum Analyzer Display

In other words, the difference between the previous average and the current input signal is divided by F. The result is then added to the previous average to obtain the new average. F increases from 2 to a fixed value of 64 so that maximum digital averaging is quickly approached with a minimum number of sweeps.

INPUT - B→A

The trace arithmetic feature of the HP 853A can be used for either comparison of two traces or trace normalization during swept-frequency measurements. Trace normalization corrects for minor deviations in the frequency response characteristics (flatness) of a measurement system.


When INPUT - B→A is selected, the contents of the trace B memory are subtracted point-by-point from the current input signal data before the input signal data is stored in the trace A memory. Trace B must, therefore, be in one of the store modes during trace arithmetic. If the current input signal data are identical to the contents of the trace B memory, a straight horizontal trace (reference trace) will be stored in the trace A memory.

The location of the reference trace during trace arithmetic has been preset at the factory to midscreen on the CRT. A small jumper connection, inside the HP 853A on Processor Assembly A7, allows the reference trace location to be moved to top-screen or midscreen (see Figure 11).

WARNING

Positioning of the trace arithmetic jumper on Processor Assembly A7 can only be accomplished with the HP 853A bottom cover removed.

REAR EDGE OF CIRCUIT BOARD (CLOSEST TO REAR PANEL)



PROCESSOR ASSEMBLY A7

Figure 11. Trace Arithmetic Jumper

cover removed. Since this exposes a number of high-voltage points, the work should be done only by a qualified service technician who is aware of the hazard involved. To avoid the possibility of electrical shock, the HP 853A power cable should be disconnected before the bottom cover is removed.

PLOT GRAT PLOT TRACE HP-IB CLEAR

The HP 853A PLOT push buttons allow graphic and trace information to be output directly to a digital plotter through an HP-IB cable, without the need for a controller.

NOTE

If an HP-IB controller is connected to the HP-IB connector of the HP 853A, place the controller in the reset state (i.e., terminate any running program) before the direct plot routine is executed.

Digital plotters can provide full-size copies — up to 11 by 16 inches (approximately 279 by 406 mm) with the HP 9872C — that are ideal for laboratory reports, and which can be reproduced more easily than photographs.

The HP 7470A, HP 7225B, and the HP 9872C are among the plotters that feature HP-IB compatibility and, therefore, are directly compatible with the HP 853A. (Most of the CRT plots shown in this manual were directly plotted with the HP 7225B).

To generate a plot:

1. Attach HP-IB cable between the HP-IB connector on the rear panel of the HP 853A and the HP-IB connector on the rear panel of the plotter, as shown in Figure 12. Set the plotter to Listen-only mode.




Figure 12. Digital Plotter Setup

2. Establish the lower-left and upper-right limits on the plotter. These limits will set the corner points of the graticule plot.
3. Press and release the PLOT GRAT push button to plot the graticule pattern.
4. Press and release the PLOT TRACE push button to plot the trace data displayed on the CRT.

A plot in progress may be stopped by holding down the PLOT GRAT push button for approximately three seconds to execute an HP-IB clear. This procedure can also be used to return the HP 853A from HP-IB control to

local control, and to clear HP-IB error messages or labels from the CRT.

Several special test routines are built into the HP 853A to serve as adjustment aids and troubleshooting tools. These routines can be activated by first switching the LINE power ON while holding the PLOT GRAT push button pressed, then repeatedly pressing PLOT GRAT to step to the desired routine (test routine numbers are displayed on the left side of the CRT). Test routine #4 is recommended for adjustment of the TRACE ALIGN, FOCUS, X-POSN, and Y-POSN controls. Refer to Section V of the HP 853A Operation and Service Manual for further details.

CHAPTER 3 SPECIAL TOPICS

MAXIMUM DYNAMIC RANGE

The maximum dynamic range of a spectrum analyzer is defined as the maximum measurable amplitude difference (in dB) between two signals simultaneously present at the input. Depending on the particular measurement, dynamic range is limited by a combination of spectrum analyzer sensitivity, internal distortion, and gain compression. Judicious adjustment of the signal level reaching the input mixer (through the use of RF input attenuation) provides maximum dynamic range for a wide variety of spectrum analyzer measurements.

Sensitivity

Spectrum analyzer sensitivity is defined traditionally as the average noise level ("noise floor") displayed on the analyzer when no input signals are applied. It establishes an effective lower limit on the range of signal levels that can be measured. An input signal level equal to the average noise level, considered a minimum discernible signal, causes a peak approximately 3-dB above the noise. Spectrum analyzer sensitivity is dependent on the resolution bandwidth and on the frequency band selected. Internally generated noise is more or less evenly distributed in frequency (white); therefore, for every decade increase (decrease) in resolution bandwidth, the average noise level increases (decreases) by approximately 10 dB.

The HP 8559A uses harmonic mixing (harmonics of the first local oscillator) to provide calibrated operation to 21 GHz in six overlapping frequency bands. Higher harmonic mixing modes (corresponding to wider frequency bands) have higher average noise levels, due to lower conversion efficiencies in the input mixer. Therefore, best sensitivity is achieved by selecting the narrowest frequency band covering the frequencies of interest.

Mixer Level

The Mixer Level is defined as the signal level at the spectrum analyzer input minus the INPUT ATTEN setting:

$$\text{MIXER LEVEL} = \text{INPUT SIGNAL} - \text{INPUT ATTEN}$$

In other words, the mixer level reflects the signal level reaching the spectrum analyzer input mixer. (This definition is for convenience — for example, a 3-dB attenuator is located between the input attenuator and input mixer in the HP 8559A, but is not included when figuring Mixer Level.)

Gain Compression and Maximum Input (Damage) Levels

Gain compression occurs in a spectrum analyzer as the mixer level is increased above normal levels. For example, a top-screen signal for the HP 8559A corresponds to at most a mixer level of -10 dBm, ensuring less than 0.5 dB of amplitude error due to gain compression. Higher mixer levels drive the signal response off the top of the CRT and cause amplitude errors in other low-level signals. When this occurs, additional input attenuation should be used to decrease the mixer level. Note, however, that the specified maximum input level for a spectrum analyzer must never be exceeded.

Internal Distortion

Distortion products are generated in the spectrum analyzer input mixer whenever one or more signals are present, since it is a nonlinear device. Furthermore, the amplitudes of these products change nonlinearly with a change in signal amplitude. For example, a 10 dB increase in signal amplitude causes a 20 dB increase in second-order harmonics and a 30 dB increase in third-order distortion products generated in the first mixer (both approximate). For most input signals, internal distortion is negligible, being well below the displayed noise floor. RF input attenuation is used with large input signals to reduce the mixer level, lowering mixer distortion products to the noise floor for maximum dynamic range.

RF input attenuation can be used in a simple test to check whether internally generated distortion is affecting a distortion measurement. Increase the spectrum analyzer input attenuation by 10 dB while observing the CRT. Displayed signals affected by internal distortion will decrease by more than 10 dB, while true input signals will decrease by exactly 10 dB. Input attenuation can be increased as necessary to reduce internal distortion until it no longer affects the measurement at hand.

Internal distortion does not interfere with many spectrum analyzer measurements. In these cases, dynamic range is limited only by the spectrum analyzer sensitivity and gain compression level. Thus, maximum dynamic range (MDR) varies with the type of measurement to be made.

Dynamic Range Graph

The Dynamic Range Graph is a useful tool for achieving MDR for a particular spectrum analyzer measurement. Figures 13, 14, and 15 are the dynamic range graphs for the standard HP 8559A, HP 8558B, and HP 8557A, respectively.

Three types of curves are presented on a dynamic range graph: sensitivity (solid line), second-order distortion (dashed line), and third-order distortion (short-dashed line). These three curves are plotted versus mixer level, measured in dBm. Sensitivity curves are given for a 1 kHz resolution bandwidth; when using other resolution bandwidths, simply shift the appropriate sensitivity curve upwards by 10 dB (a straightedge works nicely) for each decade increase in resolution bandwidth. For example, a sensitivity curve shifts upward on the dynamic range graph by 20 dB for a 100 kHz resolution bandwidth.

Two vertical axes are used on a dynamic range graph: Signal-to-Noise Ratio (right side) and Spurious-Free Dynamic Range (left side). MDR occurs at the intersection of the particular sensitivity curve and distortion curve under consideration. This point is achieved on the spectrum analyzer by adjusting the RF input attenuation for optimum signal level at the input mixer.

Dynamic range varies as a function of mixer level. For example, a mixer level of approximately -40 dBm achieves MDR for measuring second-order distortion products with an HP 8559A (0.01 - 3 GHz). Internal second-order distortion products increase 20 dB for every 10 dB increase above this mixer level. For third-order distortion measurements, the mixer level should be approximately -33 dBm. Internal third-order distortion products increase 30 dB for every 10 dB increase above this level.

EXAMPLE. (See Figure 13.) The second-order harmonic distortion of a device is to be measured with an HP 8559A. The signal at the spectrum analyzer input has a fundamental frequency of 1146 MHz at 0 dBm (1 mW) with associated low-level distortion. Find the mixer level to achieve maximum dynamic range for the measurement.

SOLUTION. The mixer level for MDR is -40 dBm. Since this is a second-order measurement, use the dashed second-order distortion curve. Intersect this curve with the 0.01 - 3 GHz sensitivity curve, since the second-order harmonic frequency of 2292 MHz falls in this band. The MDR and optimum mixer level for a 1 kHz resolution bandwidth occurs at the intersection of the curves. The INPUT ATTEN control must, therefore, be set to 40 dB (for a mixer level of -40 dBm) to achieve an MDR of 70 dB. (See Figure 13a.)

EXAMPLE. A device is to be adjusted for minimum third-order intermodulation distortion. During testing, the device output includes two fundamental -6 dBm signals at 1146 MHz and 1156 MHz, with associated low-level distortion. Find the mixer level for the HP 8559A that will achieve maximum dynamic range for the measurement.



SOLUTION. The mixer level for MDR is approximately -33 dBm (-36 dBm for each fundamental). Since this is a third-order measurement, use the dotted third-order distortion curve. Intersect this curve with the 0.01 - 3 GHz sensitivity curve, since the critical third-order distortion products fall in this band. The MDR and optimum mixer level for a 1 kHz resolution bandwidths occurs at the intersection of the curves. Since the input signal level is approximately -3 dBm, the INPUT ATTEN control must be set to 30 dB (for a mixer level of -33 dBm) to achieve an MDR of 76 dB.

Signal-to-Noise Ratio

In many spectrum analyzer applications, internal distortion products are of little or no concern, since they do not interfere with the measurement being made. Likewise, when measuring low-level signals (≤ -40 dBm), internal distortion products are well below the spectrum analyzer noise level. In either case, dynamic range is limited only by the analyzer sensitivity (and gain compression level) and can be expressed as a signal-to-noise ratio. Simply find the mixer level on the dynamic range graph (Figure 13, 14, or 15) and go vertically to the appropriate sensitivity curve. The maximum obtainable dynamic range is read from the Signal-to-Noise Ratio (vertical) axis. Note that when measuring low-level signals (0 dB INPUT ATTEN assumed), the input signal level is equal to the mixer level and can be used directly to determine the signal-to-noise ratio.

HARMONIC MIXING


The HP 8559A Spectrum Analyzer uses harmonic mixing to cover the 0.01 - 21 GHz frequency range. While harmonic mixing makes such broad frequency coverage possible, it also allows multiple responses, image responses,



*Graph shows spectrum analyzer sensitivity for a resolution bandwidth of 1 kHz.

**Graph shows third order products for two equal input signals separated by 50 kHz or more.

Figure 13. Dynamic Range Graph for HP 8559A




*Graph shows spectrum analyzer sensitivity to signals >1 MHz, using a resolution bandwidth of 1 kHz (-117 dBm).

**Graph shows second order products for input signals >5 MHz.

***Graph shows third order products for two equal input signals >5 MHz and separated by 50 kHz or more.

Figure 14. Dynamic Range Graph for HP 8558B (Standard)



- *Graph shows spectrum analyzer sensitivity to signals >1 MHz, using a resolution bandwidth of 1 kHz (-117 dBm).
 **Graph shows second order products for input signals >1 MHz.
 ***Graph shows third order products for two equal input signals >1 MHz and separated by 50 kHz or more.

Figure 15. Dynamic Range Graph for HP 8557A (Standard)

and IF feedthrough. The ALT IF and SIG IDENT features of the HP 8559A provide convenient solutions to these problems and require only a basic understanding of harmonic mixing and the spectrum analyzer input section.

The block diagram in Figure 16 shows the basic input section of the HP 8559A. A 3–6 GHz local oscillator (f_{LO}) provides tuning for the spectrum analyzer. Harmonics of this frequency (nf_{LO}) are generated in the input mixer by the nonlinear mixer diode. An input signal (f_i) passes through the variable input attenuator and mixes with the LO and its harmonics, generating sum and difference signals. A response appears on the spectrum analyzer display whenever one of these mixing products falls within the bandpass of the IF section (f_{IF}). Thus, a displayed signal satisfies the equation:

$$f_s = nf_{LO} \pm f_i \quad (n = 1, 2, 3, \dots)$$

This is the general tuning equation for a harmonic mixing spectrum analyzer. The input signal can mix with the fundamental or any of the harmonics of the LO to produce the proper IF.

Tuning Curves

The tuning equation is often graphed to help visualize the harmonic mixing process. A separate tuning curve results from each combination of sign and harmonic number n . In Figure 17, tuning curves are shown for fundamental, second harmonic, and third harmonic mixing ($n = 1, 2, 3$) based on an IF of 3 GHz and a 3–6 GHz LO—the approximate values used in the HP 8559A.

For example, if $n = 1$, the input mixes with the LO (fundamental mixing). The dotted line in Figure 17 represents the LO as it is tuned over its 3–6 GHz range. We can draw one curve using the minus sign in the equation and another for the plus sign. These represent input signal frequencies for the 1– and 1+ mixing modes, respectively. The number indicates the harmonic of the LO which is being used, and the plus or minus sign indicates the sign used in the tuning equation.

From the basic tuning equation it follows that each LO harmonic will generate a pair of parallel curves separated by twice the IF frequency ($2 \times 3 \text{ GHz} = 6 \text{ GHz}$). Thus, the first three harmonics of the LO provide six frequency bands (or harmonic mixing modes), each with a frequency span equal to that of the LO (3 GHz) multiplied by the particular harmonic number used. For example, the 6–15 GHz frequency band uses the 3– harmonic mixing mode and spans 9 GHz. These six bands allow calibrated measurement of input signals up to 21 GHz.





Figure 16. HP 8559A Simplified Input Block Diagram

The HP 8559A front panel lists the nominal frequency limits for each frequency band. Table 3 lists the specified frequency band limits and corresponding harmonic mixing modes. Note that use of the ALT IF feature changes the lowest specified frequency for each band.

Table 3. HP 8559A Specified Frequency Band Limits

Frequency Band GHz (nominal)	Harmonic Mixing Mode	Lowest Frequency (GHz) [ALT IF]	Highest Frequency (GHz)
.01–3	1–	0.010 [0.025]	3.060
6–9	1+	6.035 [6.020]	9.060
3–9	2–	3.033 [3.048]	9.120
9–15	2+	9.058 [9.043]	15.120
6–15	3–	6.055 [6.070]	15.180
12.1–21	3+	12.080 [12.065]	21.000

The six Frequency Band GHz buttons on the HP 8559A perform several functions associated with harmonic mixing. Selection of a particular frequency band automatically scales and shifts the Frequency GHz display to the correct center frequency. The input mixer is biased to provide maximum conversion efficiency for the particular LO harmonic used. Additionally, the LO sweep range and internal gains are adjusted, calibrating the display for all in-band input signals.



$$f_s = n f_{LO} \pm f_{IF}$$

$f_{IF} \approx 3.0075 \text{ GHz (normal)}$
 $\approx 2.9925 \text{ GHz (ALT IF)}$

Figure 17. HP 8559A Tuning Curves

Image Responses

A harmonic mixing spectrum analyzer such as the HP 8559A sweeps all of its frequency bands simultaneously. Thus, a response on the CRT corresponds to one of several possible input signal frequencies. For example, input signals near 1 GHz and 7 GHz can both mix with 4 GHz from the LO to produce the IF frequency of 3 GHz. Similar image pairs can occur for each LO harmonic. Figure 18 illustrates six possible image responses for a 4 GHz LO frequency.

Multiple Responses

Multiple responses to a single input signal are also possible with a harmonic mixing spectrum analyzer because of overlapping of the different frequency bands. For example, Figure 19 illustrates that an HP 8559A with a 7 GHz input signal will display as many as three distinct signal responses, corresponding to three possible harmonic mixing modes.

Signal Identifier

The SIG IDENT feature of the HP 8559A is used to verify the mixing mode of unknown signals for proper frequency band selection. On every other sweep, the signal identifier shifts the IF frequency (2nd LO) 1 MHz higher and lowers the entire CRT trace approximately 3 minor divisions. A signal shifts 1 MHz to the left on the CRT display (and drops in amplitude) only when the correct frequency band is selected, as shown in Figure 4. The unknown signal can then be tuned to the CRT center to read its frequency directly on the FREQUENCY GHz readout.

Multiple and image responses are easily identified with the signal identifier. When image responses are present, they appear as a single response on the CRT. The signal identifier separates the images, since each harmonic mixing mode exhibits a different shift. ALT IF or simple bandpass filtering prevents images from interfering with the analysis of the desired signal.

IF Feedthrough and ALT IF

On occasion, an input signal may be present that falls within the IF passband of the HP 8559A (approximately 3 GHz). This signal can pass directly through the input mixer, causing baseline lift—a rise in the “noise floor” on the spectrum analyzer display.

The ALT IF feature of the HP 8559A shifts both the LO and IF frequencies by 15 MHz to provide an alternate IF frequency without the necessity of retuning. Switching to the alternate IF allows measurements in the presence of

input signals that would normally cause baseline lift. In addition, image responses are separated, since each out-of-band response is shifted on the display when the IF is changed. For maximum accuracy, the HP 8559A front panel adjustment procedure should be repeated when switching to or from ALT IF (see Chapter 1).

IMPROVING AMPLITUDE MEASUREMENT ACCURACY—IF SUBSTITUTION

A technique called IF substitution can be used to improve the accuracy of spectrum analyzer amplitude measurements. IF substitution involves using only the accurate IF gain of the spectrum analyzer to position an unknown signal at the calibrated REFERENCE LEVEL line. Errors caused by the log amplifier, input attenuator, bandwidth filters, and CRT are eliminated because they are left unchanged throughout the measurement. The IF gain of the spectrum analyzer is controlled with the calibrated REFERENCE LEVEL control.

Amplitude Measurement with IF Substitution

The steps for achieving accurate amplitude measurements with IF substitution are as follows:

1. Set the INPUT ATTEN control to 10 dB or greater. This ensures a good input SWR to minimize mismatch errors.
2. Set the FREQUENCY SPAN/DIV and RESOLUTION BW controls to the settings desired for the measurement.
3. If an absolute-amplitude measurement is to be made, connect a calibrated reference signal (CAL OUTPUT, for example) to the spectrum analyzer and verify absolute-amplitude calibration.
4. If a relative-amplitude measurement is to be made, connect the reference signal (unmodulated carrier signal, etc.) to the spectrum analyzer and use the TUNING control and FREQUENCY BAND push buttons to properly tune the signal to the CRT center. Use the REFERENCE LEVEL control and FINE vernier to position the signal peak at the CRT top graticule line, and note the control reading.
5. Connect the signal to be measured and use the TUNING control and FREQUENCY BAND push buttons to properly tune the signal to the CRT center. Use only the REFERENCE LEVEL control and FINE vernier to position the signal peak at the CRT top graticule line.




Figure 18. Image Responses




Figure 19. Multiple Responses

- Note the REFERENCE LEVEL control reading. For relative-amplitude measurements, subtract this reading from the reading in step 4 to determine the amplitude difference in dB.

When the IF-substitution technique is used for amplitude measurements, the only remaining measurement uncertainties are due to the calibrated reference signal, frequency response flatness, and REFERENCE LEVEL control accuracy of the spectrum analyzer. Uncertainties

due to log amplifier fidelity, CRT nonlinearities, RESOLUTION BW switching and INPUT ATTEN error are eliminated.

Further improvement in accuracy can be achieved by calibrating the spectrum analyzer at the same frequency at which the measurement will be made. Since this eliminates any flatness uncertainties, measurement accuracy depends only upon the accuracy of the calibration signal and the REFERENCE LEVEL control.

CHAPTER 4 TYPICAL MEASUREMENTS

DISTORTION

Distortion measurement is an area in which the spectrum analyzer makes a significant contribution. Two basic types of distortion are of particular interest; harmonic distortion and two-tone, third-order intermodulation distortion. The HP 8559A, 8558B, and 8557A can measure harmonic distortion products and third-order intermodulation products more than 70 dB down, depending on signal separation and frequency. Refer to the discussion on Maximum Dynamic Range in Chapter 3.

Amplifiers

All amplifiers generate some distortion at the output, and these distortion products can be significant if the amplifier is overdriven with a high-level input signal. The test setup in Figure 20 was used to measure the third-order intermodulation products of a microwave field-effect transistor (FET) amplifier. Directional couplers and attenuators were used to provide isolation between sources.

Figure 21 is a CRT plot for a two-tone, third-order intermodulation measurement. The close-in third-order products ($2f_1 - f_2$ and $2f_2 - f_1$) are visible as low-level signals on each side of the two-tone signals (f_1 and f_2).

Mixers

Mixers use the non-linear characteristics of an active or passive device to achieve a desired frequency conversion. As a result some distortion at the output is due to the inherent non-linearity of the device. Figure 22 illustrates

the test setup and CRT plot of a typical mixer measurement. In the example, the RF and LO input signals for a particular mixer were also measured with the spectrum analyzer, and the following information on mixer performance was calculated:

Conversion loss (SSB):

$$RF_{in} - 1F_{out} = (-20) - (-34) = 14 \text{ dB}$$

LO to IF isolation:

$$LO_{in} - LO_{out(IF)} = (+5) - (-28) = 33 \text{ dB}$$

RF to IF isolation:

$$RF_{in} - R_{out(IF)} = (-20) - (-48) = 28 \text{ dB}$$

Third-order distortion product (2 LO - RF):

$$-58 \text{ dBm at } 398 \text{ MHz.}$$

Oscillators

Distortion in oscillators may be harmonically or non-harmonically related to the fundamental frequency. Non-harmonic oscillator outputs are usually termed spurious. Both harmonic and spurious outputs of an oscillator can be minimized with proper biasing and filtering techniques. A spectrum analyzer can monitor changes in distortion levels while modifications to the oscillator are made. In the full-band or wide span modes, harmonically related responses can be easily identified. Figure 23 is a CRT plot of the fundamental frequency and second harmonic output of an RF oscillator.




Figure 20. Two-Tone Test Setup.




Figure 21. Two-Tone, Third Order Intermodulation Products




Figure 23. Oscillator Fundamental and Second Harmonic




Figure 22. Mixer Measurement

NOTE

Consult HP Application Note AN 150-11 for more information on distortion measurements.

MODULATION

Amplitude Modulation

The wide dynamic range of the spectrum analyzer allows accurate measurement of modulation levels. For example, the spectrum analyzer can display a 0.06 percent AM signal as a carrier with 70 dBc sidebands. Figure 24 shows a signal with 0.6 percent AM displayed, a log ratio of 50 dB.

Percent AM can be determined from the display with the following equation:

$$\begin{aligned} \text{Percent AM} &= 200 \log^{-1}(X_{dBc}/20) \\ &= 200 \log^{-1}(-50/20) \\ &= 0.63\% \end{aligned}$$

Where X is the dB ratio between the carrier and the sideband.




Figure 24. 0.6 Percent AM

When the spectrum analyzer is used as a manually tuned receiver (Zero Span), the AM signal can be demodulated and viewed in the time domain. To demodulate an AM signal, uncouple the RESOLUTION BW and set it to a value at least twice the modulation frequency. Then set the Amplitude Scale to LIN and center the signal, horizontally and vertically, on the CRT. Select ZERO SPAN and VIDEO trigger for a stable trace. The modulation will be displayed in the time domain. (Refer to Figure 25.) The time variation of the modulation signal can then be measured with the calibrated SWEEP TIME/DIV control.

Percent AM can also be determined from the time domain display with the following equation:

$$\begin{aligned} \text{Percent AM} &= 100 (E_{\text{min}} - E_{\text{mid}} / E_{\text{max}} + E_{\text{mid}}) \\ &= 100 \times (7 \text{ div.} - 1 \text{ div.} / 7 \text{ div.} + 1 \text{ div}) \\ &= 75\% \end{aligned}$$

The example shown in Figure 25 demonstrates sinusoidal amplitude modulation, which can be used for narrow-band sine wave testing of components and systems. In some cases though, the modulation is not a pure sine wave; however, the spectrum analyzer can still be used to obtain signatures (reference responses) of random modulation for comparison, and as a fixed-tuned receiver which, with headphones connected to its VERTICAL OUTPUT receptacle, can be used to listen to the detected output.




Figure 25. Demodulated AM Signal in Zero Span

Frequency Modulation

For frequency modulated signals, parameters such as modulation frequency (f_m), modulation index (m), and peak frequency deviation of carrier (Δf_{peak}) are all easily measured with the spectrum analyzer. The FM signal in Figure 26 was adjusted for the carrier null which corresponds to $m = 2.4$ for the Bessel function. The modula-

tion frequency f_m is 100 kHz, the frequency separation of the sidebands. The peak frequency deviation of the carrier (Δf_{peak}) can be calculated using the following equation:

$$\begin{aligned} m &= \Delta f_{\text{peak}} / f_m \\ \text{or } \Delta f_{\text{peak}} &= 2.4 \times 100 \text{ kHz} = 240 \text{ kHz} \end{aligned}$$




Figure 26. FM Signal Spectrum

If the FM signal displayed does not correspond to a specific carrier or sideband null, the Δf_{peak} can be measured directly, and the modulation index (m) can be calculated.

Although the spectrum analyzers do not have built-in discriminators, FM signals can be demodulated by slope detection. Rather than tuning the signal to the center of the CRT as in AM, the slope of the IF filter is tuned to the center of the CRT. At the slope of the IF filter, the frequency variation is converted to amplitude variation. In FM, the resolution bandwidth must be increased to yield a display similar to that shown in Figure 27 before switching to Zero Span. Note that Δf_{peak} can be determined directly from this display. When Zero Span is selected, the amplitude variation is detected by the spectrum analyzer and displayed in the time domain as shown in Figure 28.




Figure 27. Proper Tuning for Slope Detection (in Hz/Div Mode with Wide Resolution Bandwidth)




Figure 28. Demodulated FM Signal in Zero Span

NOTE

Refer to HP Application Note AN 150-1 for further information on AM and FM measurements.

Pulsed RF

A pulsed RF signal is basically an RF signal which is turned on periodically for brief intervals of time. Some parameters to be determined in measuring pulsed RF signals are pulse repetition frequency (PRF), pulse width, duty cycle, on-off ratio of the modulator, and pulse power. Pulse power can refer to either the average power or to the peak power of the pulse.

The spectrum analyzer can display a pulsed RF signal in either of two modes, the line mode or the pulse mode. The factor that determines the display mode is the number of spectral components or lines that are in the passband of the spectrum analyzer at any one time. In the line mode, there is only one spectral component or line in the passband; i.e., the spectrum analyzer resolution bandwidth is less than the PRF. In the pulse mode, there is more than one spectral line in the passband; i.e., the spectrum analyzer resolution bandwidth is greater than about twice the PRF.

Since a spectrum analyzer does not display the actual peak pulse power of the signal (a pulsed signal has its power distributed over a number of spectral components, each component representing a fraction of the peak pulse power), a correction of desensitization factor must be added to the displayed main lobe power of the pulsed RF signal to obtain the peak pulse power. The calculation of the desensitization factor depends on whether the spectrum analyzer is displaying the signal in the line or pulse mode.

Line Mode

To obtain a *line* spectrum on the spectrum analyzer, the rule of thumb to follow is that the resolution bandwidth must be less than the PRF. This ensures that individual spectral lines will be resolved. From the line spectrum shown in Figure 29, it is possible to measure the following parameters:

$$\text{PRF} = 50 \text{ kHz (spacing between spectral lines)}$$

$$\text{Main lobe width} = 800 \text{ kHz}$$

$$\text{Main lobe power} = -41 \text{ dBm}$$

Then, based on the above measurement, the following data can be calculated:

$$\begin{aligned} \text{Pulse width} &= 2/\text{Main Lobe width} \\ &= 2/800 \text{ kHz} = 2.5 \mu\text{sec} \end{aligned}$$

$$\begin{aligned} \text{Duty cycle} &= 2 \text{ PRF}/\text{Main Lobe width} \\ &= 2(50 \text{ kHz})/800 \text{ kHz} = 0.125 \end{aligned}$$

To determine the peak pulse power for a line spectrum, a pulse desensitization factor (α_1) must be added to the measured main lobe power. The desensitization factor is a function of the duty cycle and is represented by the following equation:

$$\alpha_1 = 20 \log (\text{duty cycle})$$

For a 0.125 duty cycle, $\alpha_1 = -18 \text{ dB}$. Hence the peak pulse power in Figure 29 is -23 dBm .




Figure 29. Pulsed-RF Line Spectrum

Pulse Mode

To obtain a pulse spectrum on the spectrum analyzer, the resolution bandwidth must be set to greater than about twice the PRF, to ensure that more than one spectral line is within the analyzer passband. To find the peak pulse power in the pulse mode, add the pulse desensitization α_p , which is a function of pulse width and spectrum analyzer impulse bandwidth, to the main lobe power.

$$\alpha_p = 20 \log (\text{pulse width} \times \text{Impulse BW})$$

Figure 30 illustrates a signal in the pulse spectrum mode. As with the line spectrum, the pulse width can be determined from the main lobe width, while the impulse bandwidth is a characteristic of the analyzer. The impulse bandwidth is approximately 1.5 times the 3 dB bandwidth.

For a pulse width of 2.5 μsec and an impulse bandwidth of 150 kHz, $\alpha_p = -8 \text{ dB}$. The peak pulse power of the signal shown in Figure 30 then, is -23 dBm .




Figure 30. Pulse i-RF Pulse Spectrum

Using the pulse spectrum enables a wider resolution bandwidth to be used. The wider resolution bandwidth provides two advantages: First, the signal-to-noise ratio is increased because the pulse amplitude increases linearly with the resolution bandwidth while random noise increases proportionally to the square root of the resolution bandwidth. The only limitation is that the bandwidth should be no greater than about 5 percent of the main lobe width. Secondly, faster sweep times can be used because of the wider resolution bandwidths. The HP 8559A, 8558B, and 8557A all have a 3 MHz resolution bandwidth which enables them to effectively display pulsed RF signals in the pulse mode. The 3 MHz bandwidth, along with fast sweep times, also enables narrow pulse widths to be measured in the time domain. A demodulated pulsed RF signal is shown in Figure 31.




Figure 31. Demodulated Pulsed RF Signal in Zero Span

Few operating pulsed RF systems have ideal spectra. Measurements can still be made regardless of the asymmetry of the spectrum. Examples of non-ideal spectra are found in digital communications and radar.

Since most radar systems do not have ideal spectra, the spectrum of a properly operating system is often stored away for future reference. This reference or spectral signature can then be used to determine changes that would indicate potential problems. An HP 853A based system has the capability of storing display information onto magnetic tape via HP-IB or directly plotting the information (hard copy) for use later (refer to Chapter 2).

In digital communications, the limits placed on transmissions by regulatory agencies are a major concern. If the HP 853A is used with a controller, specification limits can be written directly onto the CRT, thereby making conformance testing less tedious.

Additional factors to consider when measuring pulsed RF signals are the spectrum analyzer VIDEO FILTER control and the digital averaging capability of the HP 853A Display. In general, the VIDEO FILTER and DGTL AVG should be OFF when measuring pulsed RF signals. Adding video filtering or digital averaging will desensitize a pulsed signal and limit its displayed amplitude.

NOTE


Consult HP Application Note AN 150-2 for more information on pulsed RF measurements.

NOISE

Typical spectrum analyzer noise measurements include oscillator noise (spectral purity), signal-to-noise ratio, and noise figure. The MAX position of the VIDEO

FILTER control and the digital averaging capability of the HP 853A Spectrum Analyzer Display can be used to measure the spectrum analyzer sensitivity or noise power.

The test setup in Figure 32 can be used to make a swept noise figure measurement of an amplifier. First, the total gain of the preamplifier and amplifier under test is determined. Then, the input of the amplifier is terminated and its noise power is measured. The noise figure of the amplifier is the theoretical noise power (KTB) minus the total gain and the amplifier noise power. An added correction factor of 1.7 dB results in the true noise figure (N_A) of the test amplifier. The correction factor is the sum of the bandwidth, log amplifier, and peak detector corrections required to compensate for errors introduced by these elements in the displayed noise power. Figure 33 is a plot of an amplifier's noise power output.




100 MHz/DIV
3 MHz RES BW

550 MHz
10 dB/DIV

Figure 33. Noise Power Measurement

Another technique, called the Y-Factor Technique (refer to Figure 34), overcomes the problems associated with the analyzer's absolute accuracy by using a calibrated noise power standard, such as the HP 346B Excess Noise Source. By measuring the ratio of $P_{O, ON}$ with the noise source ON, to $P_{O, OFF}$ with the noise source OFF (the test amplifier input terminated in Z_0 impedance) we can determine noise figure to a much greater accuracy. Spectrum analyzer instrument errors in the relative measurement of $P_{O, ON}/P_{O, OFF}$ are typically less than a few tenths of a dB, leading to measurement accuracies approaching those of a noise figure meter. Figure 35 shows the results of a Y-Factor measurement.



$$N_A(\text{dB}) = 10 \log P_{O, ON} - 10 \log KTB - 10 \log B - 10 \log G_A$$

$$10 \log KTB \approx -174 \text{ dBm (1 Hz bandwidth)}$$

$$10 \log B \approx 10 \log (1.2 \times \text{RBW})$$

$$\approx 0.8 \text{ dB} + 10 \log \text{RBW}$$

$$10 \log P_{O, ON} \approx P_{O, disp, ON} + 2.5 \text{ dB} - 10 \log G_{PRE}$$

$$N_A(\text{dB}) = P_{O, disp, ON} + 175.7 \text{ dB} - 10 \log (G_{PRE} \times G_A) - 10 \log \text{RBW}$$

where $P_{O, ON}$ = noise power output (mW, input termination)

$P_{O, disp, ON}$ = displayed noise power level (dBm)

KTB = noise power input (mW/Hz)

B = noise power bandwidth (Hz)


G_A, G_{PRE} = amplifier, preamplifier gains

RBW = spectrum analyzer resolution bandwidth (Hz)

Figure 32. Measuring Noise Figure - Absolute Power Technique

NOTE

Consult HP Application Notes AN 150-4, AN 150-7 and AN 150-9 for more information on noise measurements.




$$N_A(\text{dB}) = \text{ENR} - 10 \log \left[\frac{P_{O, disp, ON}}{P_{O, disp, OFF}} \right]$$

where ENR = Excess noise ratio (dB)

$P_{O, disp, ON, OFF}$ = displayed noise power levels (mW)

Figure 34. Measuring Noise Figure - Y Factor Technique



100 MHz/DIV
3 MHz RES BW

550 MHz

10 dB/DIV

Figure 35. Y-Factor Measurement

ELECTROMAGNETIC INTERFERENCE (EMI)

The objective of EMI measurements is to ensure compatibility between devices operating in the same vicinity. The spectrum analyzer, along with an appropriate transducer, is capable of measuring either conducted or radiated EMI and can also be used as a calibration tool for EMI susceptibility testing. Figure 36 illustrates an equipment setup used for measuring radiated field strength.

The antenna in Figure 36 is used to convert the radiated field to a voltage for the spectrum analyzer to measure. The field strength is the spectrum analyzer reading plus the antenna correction factor.




Figure 36. Field Strength Test Setup

Compatibility is also important for high-frequency circuits which are in close proximity to each other. In a multi-stage circuit, parasitic oscillation from one stage can couple to a nearby stage and cause unpredictable behavior. A popular technique used to search for spurious radiation uses an inductive loop probe. The loop probe is a few turns of wire that attaches to the spectrum analyzer with a flexible coaxial cable. (Refer to Figure 37.)

Various parts of the circuit can be "probed" to identify the location as well as the frequencies and relative amplitudes of spurious signals. Once the spurious signal has been identified, design techniques can be implemented to reduce or eliminate the cause of interference.




Figure 37. Loop Probe

When testing to detailed EMI specifications (i.e., MIL-STD), it is the worst case limits or the peaks of the signals that are of concern. MAX HOLD on the HP 853A can be used to store the maximum amplitudes of these signals, for later comparison with specified limits.

With interface to a desktop computer, an HP 853A-based system can output data automatically and reformat the display to include test limits with the required impulse bandwidth normalizations and antenna factor or current probe corrections.

NOTE

Consult HP Application Notes AN 150-10 and AN 142 for more information on EMI measurements.

SWEEP-FREQUENCY RESPONSE

Frequency response measurements are a common requirement for many system components such as filters, amplifiers, and mixers. The addition of an appropriate source to the spectrum analyzer makes a powerful system for stimulus/response (swept-frequency) measurements.

The HP 8444A Option 059 is a tracking generator with an RF output frequency that follows (tracks) the tuning of the HP 8558B spectrum analyzer over the frequency range of 500 kHz to 1500 MHz. Since the first local oscillator from the spectrum analyzer is used as a reference by the tracking generator, any drift or residual FM is transferred to the tracking generator. The frequency spans of the two instruments are matched and synchronous, providing precise signal tracking. The equipment setup for this measurement is shown in Figure 38.

A significant advantage of the spectrum analyzer/tracking generator combination for swept measurements is the large dynamic range. Noise is bandwidth-limited in the spectrum analyzer, and harmonics and spurious products are not limiting factors since the spectrum analyzer is always tuned to the fundamental of the tracking generator. The dynamic range for the tracking generator/spectrum analyzer system extends from the output available on the




Figure 38. Swept Frequency Test Setup

tracking generator to the noise floor of the spectrum analyzer. For the HP 8558B/8444A Option 059 system, the dynamic range is generally greater than 90 dB. Figure 39 illustrates the large dynamic range that is possible using the HP 8444A Option 059 and the HP 8558B.




Figure 39. Swept-Frequency Measurement (Composite Plot for Low-Pass Filter with >100 dB of Stop-Band Rejection)

With the HP 853A, the system frequency response can be eliminated from the measurement results by using the **IN-P-B-A** mode. First, calibrate the system with a known standard (i.e., a through-line for transmission measurements). Then, store the displayed response in Trace B by using either **STORE VIEW** or **STORE BLANK**. Next, insert the device under test and press **INPUT - B-A**. The displayed frequency response is that of the device, not of the system plus the device (refer to Chapter 2 for further details).

NOTE

Errors due to mismatch uncertainty are not removed from measurement by normalization.

The HP 8444A Option 059 can be used with a counter to make accurate, highly sensitive and very selective frequency measurements of unknown signals. Providing a signal can be resolved on the spectrum analyzer, it can be counted. The system can count signals down to the sensitivity of the spectrum analyzer with the frequency accuracy several orders of magnitude better than the spectrum analyzer accuracy.

NOTE

Consult HP Application Notes AN 150-3 and AN 150-13 for more information on Swept-Frequency Response measurements.

CATV MEASUREMENTS

The spectrum analyzer is an important tool for making CATV system measurements. Measurements of signal level, signal frequency, sideband amplitude and frequency, noise, and interference are possible.

Any signal within the passband of a TV channel that causes degradation in the quality of signal reception is called an interference signal. Intermodulation hum and cross-modulation are interference signals which commonly originate within a CATV system. Co-channel interference and radiated interference are also commonly encountered and readily measured with a spectrum analyzer. Co-channel interference occurs when more than one signal competes for the same channel. A co-channel interference signal appears as an unmodulated sideband separated from the main carrier signal by 10 or 20 kHz.

The standard economy spectrum analyzers have an input impedance of 50 ohms; for 75-ohm CATV measurements, an HP 11694A Matching Transformer is recommended. In making amplitude measurements, the performance characteristics of the HP 11694A must be taken into account. Options for the HP 8557A and 8558B are available which allow measurements in 75-ohm systems directly, providing dBm or dBmV calibration.

NOTE

Consult the HP Cable Television Systems Measurements Handbook (HP Part Number 5955-8509) for more information on CATV measurements.

CHAPTER 5 HP-IB REMOTE OPERATION

This chapter provides information about remote operation of the HP 853A Spectrum Analyzer Display (with a compatible spectrum analyzer plug-in) using an HP-IB controller.

General Description

The HP 853A Spectrum Analyzer Display can be accessed for remote operation through HP-IB. The HP-IB connector and address switch are on the instrument rear panel. Interconnection between the HP 853A and the HP-IB controller is accomplished with an appropriate HP-IB interface, and may require an additional HP-IB interconnection cable (often supplied as an integral part of the HP-IB interface).

Communication between instruments on the HP-IB requires that a unique address be assigned to each instrument. The rear-panel address switch (Figure 40) is used to set the HP-IB address of the HP 853A.




Figure 40. HP-IB Address Switch

HP-IB Capability

The complete bus capability of the HP 853A, as defined in IEEE STD 488 (or identical ANSI Standard MC1.1), is outlined in Table 4. Instrument responses to general bus commands and control signals are described in detail to aid in programming.

Specific HP-IB programming codes for the HP 853A are given in the syntax reference guide at the end of this chapter, and are summarized in Table 5. Sample programs written on an HP 85 controller, in the BASIC programming language, are presented in Appendix B to demonstrate the use of these programming codes.

¹Hewlett-Packard Interface Bus, the Hewlett-Packard implementation of IEEE STD 488-1978 and ANSI STD. MC 1.1, 'Digital Interface for Programmable Instrumentation.'

Digital Display Coordinates

Trace data is stored in the trace memory of the HP 853A using the digital display coordinates shown in Figure 41. In references to the display coordinates for programming codes AP/BF, BA/BB, XY, TA/TB, IA/IB, and JA/IB, the coordinates in Figure 41 apply.




Figure 41. HP 853A Digital Display Coordinates

Within the range of the CRT graticule, there are a total of 481 x-axis values (0 to 480, with 48 points per division) and 801 y-axis values (0 to 800, with 100 points per division). The y-axis overrange values and underrange values are also noted in the figure.

Two lines of annotation near the top of the trace area of the CRT display are controlled by the programming codes CS, LL/LU, LP, and RU/RL.

Syntax Reference Guide

This Syntax Reference Guide is intended to provide, in detail, the required command format to be used when addressing the HP 853A from an external HP-IB controller, and to describe precisely the resulting HP-IB output. It is important to keep in mind that this guide is written from a controller point of view, as user-generated programs will always be executed in the controller, not in the spectrum analyzer display.

A pictorial flow representation is used to delineate the sequence of bytes or blocks of traffic across the bus. Literal ASCII characters are bold and shown in rounded envelopes. These are transmitted exactly as shown. Items

enclosed by rectangular boxes are blocks of bus traffic which require further explanation. Those used repeatedly are:

Output UNL TA21 LA18: UNListen, Talk Address 21, Listen Address 18² (ASCII code: ? U2)

Enter UNL LA21 TA18: UNListen, Listen Address 21, Talk Address 18² (ASCII code: ?5R)

Additional Commands Additional programming codes (two letter mnemonics) may follow within the same "Output" statement

Note that data bytes passed along the bus originate from the controller (controller is talker) until an "Enter" block

² Assumes controller address = 21, HP 853A address = 18.

is transmitted, at which time the spectrum analyzer display generates any succeeding data (display is talker).

In several cases, two programming codes are used in an identical fashion and are listed together. Each pair performs the same function either on Trace A or Trace B, or on the lower or upper CRT annotation line. Usage of only the first code listed is described; the second code may simply be substituted in its place.

A reference to a "digit" should be understood to refer to the ASCII code for one of the characters 1, 2, 3, 4, 5, 6, 7, 8, 9 or 0.

The HP 853A ignores extra delimiters such as CR (carriage return) and LF (line feed) in a command sequence

Table 4. HP 853A Responses to General HP-IB Bus Commands

HP-IB Message	Related Mnemonics	Response
Data Trigger	GET	Issues a sweep trigger pulse (for proper use, spectrum analyzer should be in SINGLE SWEEP mode).
Clear	DCL, SDC	Interrupts a sweep in progress. Terminates unfinished commands. Clears any service requests. Resets trace arithmetic reference line to default position (refer to OF command). Resets annotation position to top-screen (refer to LP command). Resets digital averaging algorithm. Resets sweep.
Remote	REN	Enables remote programming of front panel controls.
Local	REN, GTL	Front panel controls are not remotely programmable.
Local Lockout	LLO	Locks out local button on front panel (PLOT GRAT/HP-IB CLEAR).
Require Service	RQS	Instrument may request service (refer to RS command).
Status Byte	SPE, SPD	Serial poll (instrument transmits status byte).
Abort	IFC	Unaddresses instrument.
Response Byte	PPC, PPU	Parallel poll (no response).

The interface functions supported by the HP 853A Spectrum Analyzer Display are: SH1, AH1, T5, L4, SR1, RL1, PPO, DC1, DT1, CO, E2 (as defined in IEEE STD 488-1978 and identical ANSI STD MC1.1).

sent from a controller. However, when the HP 853A is instructed to put out a sequence of data bytes, the complete sequence must be read by the controller before normal operation can be resumed. With the exception of binary trace data transfers (BA and BB), data byte sequences are terminated by transmitting the ASCII characters CR and LF with the End message (EOI bus line pulled "true"). Binary trace data sequences include no terminating CR LF, but the End message is sent during transmission of the final byte of the sequence (the final byte is the 962nd byte for BA and BB).


Pressing RESET on HP-IB controllers generates an interface clear (IFC) command on the bus, which unaddresses the HP 853A.

When an illegal two-character mnemonic is received by the HP 853A (one that is not included in the programming code set), bit 5 of the status byte is set and a SYN-TAX ERR (error) message is displayed on the upper CRT annotation line. To remove the message, press HP-IB CLEAR (PLOT GRAT) for several seconds, or execute a Clear command over HP-IB.

Table 5. Summary of HP 853A Programming Codes

Mnemonic	Definition	Mnemonic	Definition
TA	Output trace A, decimal (ASCII) values	JA	Input trace A, binary values
TB	Output trace B, decimal (ASCII) values	JB	Input trace B, binary values
BA	Output trace A, binary values	CA	Clear (blank) trace A
BB	Output trace B, binary values	CB	Clear (blank) trace B
AP	Output peak coordinates, trace A	TS, TSn	Take sweep (n=0-63)
BP	Output peak coordinates, trace B	RSb	Set Request Service conditions (b=mask)
XY	Output coordinates, current point in sweep	OI	Output Device Identification
LU	Input upper CRT annotation line	OFn	Set INPUT-B→A offset (n=0-975)
LL	Input lower CRT annotation line	FP	Output front panel control settings
LPn	Set annotation line position (n=0-8)		REMOTE OPERATION (REN enabled)
RU	Restore upper CRT annotation line	ACn	Set TRACE A control (n=1-4)
RL	Restore lower CRT annotation line	BCn	Set TRACE B control (n=1-4)
CS	Output character string (CRT annotation lines)	DCn	Set DIGITAL AVERAGE control (n=0-1)
IA	Input trace A, decimal (ASCII) values	ICn	Set INPUT-B→A control (n=0-1)
IB	Input trace B, decimal (ASCII) values		

TA, TB Output trace A, output trace B, decimal (ASCII) values



Trace Out: Sequential y-coordinates (-50 to 975) for trace A or trace B. Format is 481 three-digit coordinates (including leading zeros and minus signs) separated by commas for a total of 1923 ASCII characters. The value -50 indicates a blanked trace.

Example:

#1 #2 #3 ... #480 #481
 ASCII Sequence 001, -04, 012, ... 975, 100

BA, BB Output trace A, output trace B, binary values



Trace Out: Sequential y-coordinates (-50 to 975, in two's complement binary form) for trace A or trace B. Format is 481 two-byte coordinates for a total of 962 bytes. The value -50 indicates a blanked trace.


Example:

Byte sequence #1 #2 #3 #480 #481
 ab ab ab ab ab

where a and b are 8-bit bytes. To represent the y-coordinate 820, the pair of 8-bit bytes would be

a = 0000011
 b = 00110100

AP, BP Output peak coordinates of trace A, trace B



x,y: x,y coordinates (000 to 480, -48 to 975) of single maximum trace peak. Format is two 3-digit coordinates separated by a comma (7 ASCII characters).

Example:

ASCII sequence x y
 240, 800

If the peak y-value occurs for two or more values of x, the leftmost point (lowest x-value) is returned.

XY Output coordinates, current point in sweep




x,y: x,y coordinates (000 to 480, -48 to 975) of current point in sweep. Format is two 3-digit coordinates separated by a comma (7 ASCII characters).

Example:

ASCII sequence x y
 240, 800

LU, LL Input upper, lower CRT annotation line



Text: Up to 60 ASCII characters to appear on upper annotation line (LU) or lower annotation line (LL) on CRT.

Term: An ASCII terminating character ETX, LF, CR, or any byte in the range 0 to 31 decimal.

853A Display Character Set

32-63	"##%&'(<)*+,./0123456789:;<=>?
64-95	@ABCDEFGHIJKLMNPQRSTUWXYZ[\]^_`
96-127	~`abcdefghijklmnopqrstuvwxyz{ }~

*Character 32 is a blank

OPERATION

CON'T

LPn Set annotation line position ($n = 0 - 8$)




n : For $n = 1$ to 8 , positions both lines of CRT annotation in the n th division from the bottom CRT horizontal graticule line.

For $n = 0$, all CRT annotation is blanked.


Default value is $n = 8$.

RU,RL Restore upper, lower CRT annotation line




Returns CRT annotation to control labeling mode (clears annotation line sent using LU or LL code).

CS Output character string (CRT annotation lines)



Upper, Lower Line: Two 60-character ASCII strings corresponding to the characters displayed in the upper and lower CRT annotation lines. Each 60-character line is followed by an ETX.

IA,IB Input trace A, trace B, decimal (ASCII) values



Trace In: Sequential y-coordinates (-99 to 975) for trace A or trace B. Values less than -48 are blanked. Format is up to 481 one- to three-digit coordinates (including leading zeros and minus signs), each separated by a comma, space, CR, LF, or combination of these delimiters.

Term: Sequences with less than 481 coordinates must be terminated with a semicolon or additional two-letter programming code. Sequences with 481 coordinates must be terminated by a delimiter (comma, space, CR, LF, or combination) or by an additional two-letter programming code.

Example:

	#1	#2	#3	#4	#5	
ASCII sequence	0,	-4,	800,	-50,	0;	(5 coordinates)


Example:

	#1	#2	#3	#4	#5	
ASCII sequence	0 CR	-4 CR	800 CR	-50 CR	0 TS	(5 coordinates followed by Take Sweep code)

Example:

	#1	#2	#3	#480	#481	
ASCII sequence	-5	100	375	...	100	-5 CR LF (ASCII spaces between coordinates)

JA,JB Input trace A, trace B, binary values




Trace In: Sequential y-coordinates (-99 to 875, in two's complement binary form) for trace A or trace B. Values less than -48 are blanked. Format is 481 two-byte coordinates for a total of 962 bytes. Refer to **BA,BB** codes.

CA,CB Clear (blank) trace A, trace B



Blanks trace (all y-coordinates set to -50)

TS,TSn Take sweep (n = 0 - 63)




Triggers the spectrum analyzer to sweep and inhibits subsequent commands until sweeping is complete.

n: Specifies number of sweeps to be taken. If n is not specified, one sweep is executed.

During execution of the **TS** and **TSn** commands, the first five bits of the status register define a binary value indicating the total number of full and partial sweeps remaining. The status register may be accessed by a serial poll from the controller, and bit 6 will be low.

RSb Set Request Service conditions (b = mask)




Sets the instrument conditions that will trigger a service request. When one of these conditions occurs, the **SRQ** line is pulled and two bits of the status register are set - bit 6 and the appropriate bit for the particular service request condition. A serial poll from the controller resets the status register and **SRQ** line.

b: a one-byte mask for setting service request conditions (**SRQ** line pulled only by selected conditions). Mask value is set to 0 at power-on.

Status Register Bit	Description of Service Condition	Mask Value (Decimal)
0	End of Sweep	1
1	Not used	(2)
2	Fast Sweep Error	4
3	INPUT-B→A Error	8
4	Digital Average/MAX HOLD Error	16
5	Syntax Error	32
6	Universal HP-IB Service Request Bit (set when service condition exists)	(64)
7	Not used	(128)


For example, a mask value of 61 (1 + 4 + 8 + 16 + 32) enables all possible service request conditions. The mask must be sent as the binary byte 0011101.

OI Output Device Identification




Instrument returns a three-character string, "853", for identification.

OFn Set INPLUT - B→A offset (n = 0 - 975)



n: Sets x-coordinate of reference trace during trace arithmetic. Value is initially set to 400 (mid-screen) or 800 (top graticule line) by position of jumper internal to instrument.

FP Output front panel control settings




Front Panel Settings: A 12-character string representing current display control settings. Format is twelve ASCII bytes in the form of control setting codes: "ACmBCmDCnICn"

where: m = 1-4
n = 0,1

REMOTE OPERATION (REN required)

ACn,BCn Set TRACE A, TRACE B control (n = 1 - 4)




Remotely control trace functions.

n: n = 1 CLEAR WRITE
n = 2 MAX HOLD
n = 3 STORE VIEW
n = 4 STORE BLANK

Remote operation is denoted by a "■" appearing next to display function callouts, just to left of graticule.


DCn Set Digital Average control (n = 0,1)



Remotely control digital averaging.

n: n = 0 Turn OFF
n = 1 Turn ON

ICn Set INPUT - B→A control (n = 0,1)



Remotely control trace normalization.

n: n = 0 Turn OFF
n = 1 Turn ON

APPENDIX A AMPLITUDE CONVERSIONS

CONVERSION EQUATIONS

The following equations allow conversion from dBm to dBmV or dBV in a 50Ω system.

$$\text{dBm} + 107 \text{ dB} = \text{dB}\mu\text{V}$$

$$\text{dBm} + 47 \text{ dB} = \text{dBmV}$$

$$\text{dBmV} + 60 \text{ dB} = \text{dBV}$$

If it is desired to convert from logarithmic units to linear units, then the equations given below will be useful. Keep in mind that the logarithmic levels are all referenced to linear units.

That is:

$$0 \text{ dBm} \text{ referenced to } 1 \text{ mW}$$

$$0 \text{ dBmV} \text{ referenced to } 1 \text{ mV}$$

$$0 \text{ dB}\mu\text{V} \text{ referenced to } 1 \mu\text{V}$$

To calculate a linear level, simply take the antilog of the logarithmic level.


$$\begin{aligned} \text{dBm to } P(\text{mW}) \\ \text{dBm} = 10 \log \frac{P}{1 \text{ mW}} \quad P = \log^{-1} \frac{\text{dBm}}{10} \end{aligned}$$

$$\begin{aligned} \text{dBmV to } V(\text{mV}) \\ \text{dBmV} = 20 \log \frac{V}{1 \text{ mV}} \quad V = \log^{-1} \frac{\text{dBmV}}{20} \end{aligned}$$

$$\begin{aligned} \text{dB}\mu\text{V to } V(\mu\text{V}) \\ \text{dB}\mu\text{V} = 20 \log \frac{V}{1 \mu\text{V}} \quad V = \log^{-1} \frac{\text{dB}\mu\text{V}}{20} \end{aligned}$$

Figure A-1 can be used to convert from dBm to voltage in a 50Ω system.

Conversion from dBm to volts can be made whether the Amplitude Scale is in LOG or LIN. To read voltage, position the signal on the reference level line of the CRT. Read the REFERENCE LEVEL in dBm and find its equivalent voltage from the conversion chart.



Conversion Chart, dBm to Voltage (for 50 Ohms)

APPENDIX B PROGRAMMING EXAMPLES FOR THE HP 853A

The following examples illustrate some of the ways the entire command set of the HP 853A may be used when operated with the HP-85 BASIC language controller. It is assumed that the user has a prior knowledge of controller operation and the BASIC programming language.

The programming codes and examples are divided into four functional categories: Labeling, Trace Data I/O, Sweep Control and Instrument Status, and Display Remote Operation.

A user new to the system should first work through the examples to become familiar with the various programming codes, and then refer back to this Operation manual as needed when developing programs (refer to Chapter 5 for a detailed HP-IB syntax reference guide for the HP 853A).

The following programs assume the selectable interface address is 7 and the HP 853A HP-IB address is set to 18 (see Chapter 5).

If an illegal two-letter mnemonic is sent to the HP 853A (i.e., one that is not included in the programming code set), the message SYNTAX ERR will appear on the CRT. To remove the SYNTAX ERR message, send the command CLEAR or press HP-IB CLEAR (PLOT GRAT) on the HP 853A front panel for several seconds. Clearing the HP 853A status register also removes the message; refer to the RS programming code in Chapter 5 for details.

Labeling

LU,LL Input upper, lower CRT annotation line

The **LU** or **LL** programming code allows the transfer of up to 60 characters selected from the ASCII character set (see **LU,LL** codes in Chapter 5) to each of the two CRT display lines. To demonstrate the use of both display lines with the alphanumeric character set, run the following program:

```
10 OUTPUT 718 ; "LUTHE 853A CAN
   ANNOTATE 60 TOTAL SPACES WITH
   HIN EACH DISPLAY BUFFER"
20 OUTPUT 718 ; "LL0123456789 a
   quick brown fox jumped over
   the lazy dog's back"
```

The controller executes an **OUTPUT** statement to transfer the character string in a free-field format. To prevent unnecessary bus traffic, compact field formatting transfers no leading or trailing spaces:

```
10 OUTPUT 718 USING "K" ; "LU N
   o extra spaces!"
```

RU,RL Restore upper, lower CRT annotation line

To restore the upper and lower lines of annotation to the power-on condition, use the following commands:

```
10 OUTPUT 718 ; "RU"
20 OUTPUT 718 ; "RL"
   or
```

```
10 OUTPUT 718 ; "RU RL"
```

LPn Set annotation line position (n = 0 to 8)

This programming code is provided to change the position of the annotation lines relative to the CRT graticule lines (the bottom graticule line is designated n = 1). It helps ensure that labels do not interfere with a displayed signal. An example program demonstrates the use of the **LP** code:

```
10 OUTPUT 718 ; "LU THIS IS A TE
   ST!"
20 OUTPUT 718 ; "LP3"
30 OUTPUT 718 ; "LP7"
40 OUTPUT 718 ; "RU RL"
```

The labels can be moved from the turn-on position, n = 8, to other vertical levels, but will be blanked when they interfere with the trace.

CS Output character string (upper, lower CRT annotation lines)

All display annotation can be transferred to a 122-character string, dimensioned in the controller and then printed:

```
10 DIM C$(122)
20 OUTPUT 718 ; "CS"
30 ENTER 718 ; C$
40 PRINT C$
```


The array in line 10 is dimensioned to store the character strings from both annotation lines. A "CS" programming code calls for the transfer of display characters into the string array. Statement 40 results in a display of the character string on the controller. The ASCII controller code for specifying end-of-text (ETX) is included in the character string, accounting for the two extra characters dimensioned.

Trace Data I/O

TA,TB Output trace decimal (ASCII) values
BA,BB Output trace binary values

Speed, storage requirements, and programming convenience govern the choice of trace data output techniques, i.e., the optimum use of the commands TA,TB and BA,BB. Three different methods follow:

Method I (ASCII decimal data transfer into integer array)

Method I provides fast transfer of all 481 trace values from the HP 853A to a numeric array dimensioned in the controller (≈ 1.75 sec). After reformatting, the trace data can be processed by the controller. The array storage requirement is 3366 bytes ($3 \times 481 + 1923 = 3366$) of controller memory. The following example includes the transfer of trace data to the controller and reformatting into an integer array:

```
10 DIM A$(1923)
20 INTEGER B(480)
30 OUTPUT 718 ; "TA"
40 ENTER 718 ; A$
50 FOR I=0 TO 480
60 J=4*I+1
70 B(I)=VAL(A$(J, J+2))
80 NEXT I
```

String array A\$ is assigned a length of 1923 characters; the numeric array B is dimensioned as a 481-value INTEGER array to save storage space (3 bytes/value vs. 8 bytes/value). The TA instruction is sent and the string A\$ is transferred in lines 30 - 40. This string now must be converted to a numeric array of 481 values, accomplished in the For.....NEXT loop set up in lines 50 - 80.

Method II (Direct ASCII decimal transfer and storage)

Method II is convenient for temporary storage of trace values when no data processing is required. The following example shows the use of the IA programming code (which inputs ASCII decimal trace values) to return a stored trace to the HP 853A:

```
10 DIM A$(1923)
20 OUTPUT 718 ; "TA"
30 ENTER 718 ; A$
40 PAUSE
50 OUTPUT 718 ; "IA" ; A$
```

Method II is convenient because it requires less array storage (1923 bytes), but the data is in string form (conversion is necessary before numerical calculations can be made). The trace transfer time is approximately 1.28 seconds for TA and approximately 0.70 second for IA (refer to IA,IB for further details).

Method III (Fast trace transfer for storage)

When the fastest possible transfer of trace values is required, Method III is the best choice. This method transfers trace values in binary form as quickly as possible for later conversion to a numeric array.

```
10 DIM A$(970)
20 IOBUFFER A$
30 OUTPUT 718 ; "BA"
40 TRANSFER 718 TO A$ FHS
```

A\$ is dimensioned 8 bytes more than transferred (i.e., 2 bytes/value \times 481 + 8 bytes = 970 bytes). The IO BUFFER statement designates A\$ to have a working length of 962 when executed. The BA programming code is sent in line 30 to call for a transfer of byte values, and line 40 provides for a fast hand-shake (FHS) TRANSFER. The time required to transfer a full trace is approximately 155 msec.

When it is necessary to convert A\$ into numeric data, the following code can be used:

```
50 INTEGER B(480)
60 FOR I=0 TO 480
70 J=2*I+1
80 B(I)=256*NUM(A$(J)) + NUM(A$(J+1))
90 NEXT I
```

Two 8-bit bytes are required to specify the full range, -48 to 975, of the digital CRT display: the first byte carries the two most significant bits, and the second byte carries the eight least significant bits. To combine each pair of bytes from A\$ into a single numeric value, it is necessary to convert both string values to numeric values, multiply the first by $2^8 = 256$, and add it to the second. Note that this program works only for positive trace values; for under-range values, test for 2's complement and make the appropriate conversion.

IA,IB Input trace integer values

These commands allow the controller to output up to 481 integer trace values into trace A or trace B. Values in the range -48 to 975 are displayed at corresponding levels on the CRT; values less than -48 are blanked. IA and IB are useful for re-entering trace data that has been previously stored using the TA or TB programming codes (see Method II), or for transferring a controller-generated "trace" (such as a test limit line stored in trace B).

Place the HP 853A display in the CLEAR WRITE A and STORE VIEW B modes, then run the following example:

```
10 OUTPUT 718 ; "IB"
20 FOR I=0 TO 60
30 OUTPUT 718 ; 300, 300, 300, 300,
  -50, -50, -50, -50
40 NEXT I
```

The programming code IB in line 10 instructs the HP 853A to receive a numeric string of values for trace B. Lines 20-40 set up a sequence of display values for transfer (the value -50 blanks the trace). When the data transfer is complete, the result is a dashed limit line viewed in trace B.

JA,JB Input trace binary values

Data transfer over the interface bus can be performed more rapidly by using the JA or JB programming codes rather than IA or IB. The following example shows how these programming codes can be used to compare a stored trace with a current trace:

```
10 DIM A$(970)
20 IOBUFFER A$
30 OUTPUT 718 ; "BA"
40 TRANSFER 718 TO A$ FHS
50 DISP LEN(A$)
.
.
.
90 OUTPUT 718 USING "K,B" ; "JA"
100 TRANSFER A$ TO 718 FHS
```

Lines 10 - 50 transfer the 481 two-byte binary values from trace A to the string array A\$, with a fast handshake, and then display the length of A\$.

In Line 90, the USING "K,B" format is sent with the JA programming code to output a string of byte values, with no end-of-line sequence (CR or LF), to the HP 853A. Line 100 causes a fast TRANSFER of data from string A\$.

46

AP,BP Output peak coordinates

XY Output coordinates of current point in sweep

It often happens that the only data point required is the peak value of the 481-point CRT trace. To obtain the x- and y-axis coordinates (0 to 480, 0 to 975) of the maximum response, use the AP or BP programming code for trace A or trace B respectively. If there is more than one response at the peak level (i.e., two identical values in different "X" locations), then the left-most "X" will be returned after you enter the code:

```
10 OUTPUT 718 ; "AP"
20 ENTER 718 ; X,Y
30 DISP X,Y
```

The x,y coordinates of the current point in a manual sweep can be transferred using the XY programming code, allowing the controller to monitor display data while in the manual sweep mode.

```
10 OUTPUT 718 ; "XY"
20 ENTER 718 ; X,Y
30 DISP X,Y
```

Sweep Control and Instrument Status

TS,TSn Take n sweeps (n = 0 to 63)

The TS programming code allows the triggering of spectrum analyzer sweeps from a controller. This capability can be used to initiate sweeps when the analyzer is in either the single or continuous sweep mode.

NOTE

It is important to have an updated trace before transferring data.

When sent to the HP 853A, the TS programming code triggers a sweep and inhibits subsequent commands until that sweep is complete. Upon completion of the sweep, the system resumes normal operation. Consider the following example:

```
10 OUTPUT 718 USING "#,K" ; "TS"
20 BEEP
30 OUTPUT 718 ; "LU No display u
  ntil end-of-sweep."
40 PAUSE
50 OUTPUT 718 ; "RU"
60 OUTPUT 718 ; "TS20"
```

After putting the spectrum analyzer plug-in in single sweep mode, set the sweep time to 0.5 sec/DIV under this program. Receipt of the TS code initiates a sweep, at which time a tone is generated by line 20, indicating that the controller is free to proceed, but the HP 853A is not. The message on line 30 will be displayed on the HP 853A CRT only after the end-of-sweep.

If the USING "#,K" were to be omitted in line 10, the controller would attempt to transmit the usual terminating CR and LF after the ASCII characters TS. These cannot be accepted until the spectrum analyzer has completed its sweep, so line 20 (representing all other controller and non-HP 853A bus activity) would effectively be held up until the end-of-sweep occurs. The USING "#,K" format with the TS code allows other bus activity during the sweep.

After the program PAUSE, return the SWEEP TIME/DIV to AUTO and then press CONTINUE on the controller. Line 50 restores the upper display line to normal mode. The "TS20" programming code, in line 60, triggers a set of 20 sweeps and holds up bus activity until the set of sweeps is complete.

RSb Set request service conditions (b = mask)

A serial poll may be performed to check the contents of the HP 853A status register, which indicates certain conditions in the instrument (refer to the HP-IB syntax reference guide in Chapter 5). Any combination of conditions can be enabled by sending a request service mask over the bus to the HP 853A (conditions not selected will not pull the SRQ line). For example, to enable all available request service conditions, the mask must be the binary equivalent of the decimal sum of each component, or 61 ($1 + 4 + 8 + 16 + 32 = 61$). Sending a mask replaces any previous mask enabled in the HP 853A. The mask is set to a default value of 0 at power-on.

The following example program demonstrates the use of the RS code along with a series of illegal conditions which, until corrected, will generate SRQ messages and set appropriate bits in the HP 853A status register:

```

10 OUTPUT 718 USING "K,B" ; "RS
   ".61
20 OUTPUT 718 ;"YZ"
30 OUTPUT 718 ;"AC2DC1"
40 S=SPOLL(718)
50 DISP S
60 PAUSE
70 OUTPUT 718 ;"AC1DC1"
80 IF S<>0 THEN GOTO 40
90 LOCAL 718

```

In line 10, the mask value is set to 61, thus enabling all request service conditions. The USING "K,B" format outputs the mask value as one 8-bit byte to the HP 853A. With the mask set, the illegal mnemonic YZ sent in line 20 causes the SYNTAX ERR(OR) message to appear on the HP 853A CRT until a serial poll is performed (this error condition has a decimal mask value of 32).

The display state selected in line 30 (refer to ACn, BCn, DCn commands) causes an additional request service condition (the decimal value 16 represents this Digital Average/MAX HOLD error state). Note the HP 853A CRT annotation indicating remote control (henceforth called "remote indicators").

In lines 40-50 a serial poll is performed; the decimal value of the status register contents (including the universal HP-IB SRQ bit; a decimal value of 64) is then displayed by the controller. Initially, a value of 112 is returned ($16 + 32 + 64 = 112$). This serial poll clears the syntax error condition and removes the error message SYNTAX ERR from the HP 853A CRT.

The program stops at the PAUSE statement in line 60. Line 70 is executed by pressing the HP-85 CONTINUE key; this selects a legal display state, removing all service request conditions. The program initiates another serial poll and the value 80 ($16 + 64 = 80$) is returned, since this was the last status register content prior to clearing all error conditions.

A final press of the CONTINUE key executes one additional serial poll, returning the value 0 to indicate that no enabled service request conditions occurred since the previous serial poll. The instrument is then returned to local control.

OI Output Device Identification

The programming code OI can be used to identify whether an HP 853A is connected to the interface bus. The controller identifies a device as an HP 853A if the string "853" is returned when using the following program:

```

10 DIM A$C43
20 OUTPUT 718 ;"OI"
30 ENTER 718 ; A$
40 DISP A$

```

Display Remote Operation

All HP 853A display states and signal processing modes are programmable over the HP-IB. The HP 853A responds to a remote front panel command the same way it does to a manual front panel change.

ACn,BCn Set trace control

The front panel display state of trace A or trace B can be selected by sending the respective **ACn** or **BCn** programming codes.

The value *n* takes on the following meanings:

- n* = 1 for CLEAR WRITE
- n* = 2 for MAX HOLD
- n* = 3 to STORE VIEW
- n* = 4 to STORE BLANK

For example, the following lines can be used to remotely program a new front panel setting:

```
10 OUTPUT 718 ; "AC1"
20 OUTPUT 718 ; "BC2"
```

or

```
10 OUTPUT 718 ; "AC1BC2"
```

Note that a square remote indicator is displayed on the CRT.

- DCn** Set digital average control
- ICn** Set INPUT — B→A control
- OFn** Set INPUT — B→A offset

Display processing of trace data can be controlled remotely using the above programming codes. The value *n* takes on the following meanings:

- DCn: Digital average mode,**
- n* = 0 for Normal
- n* = 1 for Digital average

ICn: Normalize state,

- n* = 0 for INPUT — B→A OFF
- n* = 1 for INPUT — B→A ON

OFn: Normalize offset state,

- n* = 0 to 975 for vertical offset value on CRT
- (For default values refer to the HP-IB syntax guide)

To achieve digital averaging over, for example, 30 sweeps, place the spectrum analyzer in SINGLE SWEEP mode and RUN this example:

```
10 OUTPUT 718 ; "AC1BC1DC1"
20 OUTPUT 718 ; "TS 30"
30 LOCAL 718
```

FP Output front panel control settings

This command interrogates the HP 853A display for its current front panel control settings. The HP 853A can output the present status of **ACn**, **BCn**, **DCn**, **ICn** over the bus into a 12-character string dimensioned in the controller. This string array can later be passed back to the HP 853A to return the front panel to its original state:

```
10 DIM A$(12)
20 OUTPUT 718 ; "FP"
30 ENTER 718 ; A$
40 DISP A$
.
.
80 OUTPUT 718 ; A$
```

CA, CB Clear trace memory

Either trace memory can be completely blanked by sending a **CA** or **CB** programming code to the HP 853A (all values of trace memory are set to -50, indicating blanks).

APPENDIX C 180-SERIES DISPLAYS

The HP 8559A, 8558B, and 8557A Spectrum Analyzer plug-ins are compatible with all HP 180-Series display mainframes. However, the HP 180T-series display mainframes (the HP 180TR, 181T, 181TR, and 182T) are particularly recommended for use with the economy spectrum analyzer plug-ins since they feature medium-persistence CRT phosphor and nonbuffered rear panel auxiliary outputs, compatible with most Hewlett-Packard X-Y Recorders.

HP 132T Display

The HP 182T Display is a cabinet-style mainframe with an extra-large CRT viewing area.

HP 181T Display

The HP 181T Display is a cabinet-style mainframe with a variable persistence/storage CRT. The analog storage feature allows signal traces to be preserved for later viewing or photography. The variable persistence feature is convenient for viewing slower sweeps during narrow-band, wide-span signal analysis.

HP 181TR Display

The HP 181TR Display features the same variable persistence/storage CRT as the HP 181T, but is designed to mount in a standard 19-inch rack or stack with other instrumentation.

HP 180TR Display

The HP 180TR Display mainframe is designed to mount in a standard 19-inch rack or stack with other instrumentation.

180T-Series Display Front Panel Features

- **CALIBRATOR (180TR, 182T):** Provides 1 kHz square wave at two amplitudes: 250 mV and 10V p-p (not used with spectrum analyzer).
- **Ground Connection (180TR, 182T):** Provides chassis ground connection point.
- **SCALE (180TR, 182T):** Adjusts CRT graticule illumination.

- **TRACE ALIGN:** Adjusts CRT trace alignment with horizontal graticule lines.
- **FOCUS:** Adjusts CRT trace sharpness.
- **ASTIG:** Adjusts CRT spot shape.
- **INTENSITY:** Adjusts CRT trace intensity.
- **FIND BEAM:** Intensifies trace and forces on-screen display (normally not used with spectrum analyzer).
- **HORIZONTAL POSITION:** Single knob provides coarse and fine horizontal adjustment of CRT trace.
- **MAGNIFIER:** Selects horizontal deflection factor (normally left in X1 position).
- **DISPLAY:** Selects CRT sweep source (normally left in INT position).
- **EXT VERNIER:** Provides continuous deflection factor adjustment for external CRT sweep signals. In CAL detent position, deflection factor is selected by MAGNIFIER control (normally not used with spectrum analyzer).
- **EXT COUPLING:** Selects EXT INPUT ac or dc coupling (normally not used with spectrum analyzer).
- **EXT INPUT:** BNC input for external CRT sweep signal (normally not used with spectrum analyzer).

NOTE


HORIZONTAL EXT INPUT does not sweep the spectrum analyzer first LO. Analyzer should be set to 0 (zero) FREQ SPAN/DIV, AUTO TIME/DIV, and SINGLE SWEEP TRIGGER when operated with an external horizontal input.

180T-Series Display Rear Panel Features


- **AUX A Vertical Output:** BNC output provides detected video signal from a 50-ohm output impe-



HP 182T DISPLAY



HP 181T DISPLAY



HP 180TR DISPLAY

180-Series Displays

dance. Typical 0-800 mV range corresponds to full 8-division display deflection.

- **AUX B PENLIFT/BLANKING OUTPUT:** BNC output provides a +15V penlift/blanking signal from a 10K-ohm output impedance when CRT trace is blanked. Otherwise output is low at 0V (low impedance, 150 mA max.) for an unblanked trace.
- **AUX C 21.4 MHz IF OUTPUT:** BNC output provides 21.4 MHz IF signal (linearly related to spectrum analyzer RF input) from a 50-ohm output impedance. Output bandwidth controlled by spectrum analyzer RESOLUTION BW setting; output amplitude controlled by INPUT ATTEN, REFERENCE LEVEL FINE, and first six REFERENCE LEVEL positions.
- **AUX D Horizontal Output:** BNC output provides horizontal sweep voltage from a 5K-ohm output impedance. The -5V to +5V range corresponds to full 10-division display deflection.
- **Z-Axis Input:** BNC input with a 5K-ohm impedance allows external modulation of CRT trace intensity. Approximately +2V blanks normal-intensity trace; negative voltage increases trace intensity. Maximum input voltage ± 20 Vdc.
- **NORMALIZER INTER-CONN (180TR/182T):** Provides connections for HP 8750A Storage Normalizer.

APPENDIX D CONTROL FUNCTIONS

This appendix identifies and briefly describes the controls used to operate the economy spectrum analyzers and the HF 853A Spectrum Analyzer Display mainframe. For detailed information on the functional capabili-

ties and limitations of individual controls in particular measurement operations, refer to the appropriate paragraphs in Chapters 1 through 4.

HP 853A SPECTRUM ANALYZER DISPLAY

FRONT PANEL FEATURES

TRACE A, B: Selects CRT display mode for each of two independent digital trace memories.

CLEAR WRITE: Continuously updates trace memory with current input signal data and displays trace memory contents on CRT.

MAX HOLD: Updates trace memory with maximum input signal data and displays trace memory contents on CRT.

STORE VIEW: Current trace memory contents are preserved and displayed on CRT.

STORE BLANK: Current trace memory contents are preserved without being displayed on CRT.

ANALOG DISPLAY: CRT display switches to conventional analog display of current input signal when both STORE BLANK push buttons are pressed.

DGTL AVG: Activates digital filtering algorithm that averages trace data over successive sweeps. Digital averaging should be restarted after any change in spectrum analyzer control settings.

INPUT-B+A: Subtracts contents of trace B memory point-by-point from current input signal data and stores result (normalized input signal data) in trace A memory. Reference line is factory-preset at center horizontal CRT graticule line; normalized trace appears at reference line when input signal data is identical to stored trace B. Reference line indicates 0 dB for relative amplitude measurements.

PLOT GRAT/HP-IB CLEAR: Initiates sequence of plotter commands over HP-IB to plot CRT graticule lines (and remotely-programmed annotation). Press push button again to abort active plot. HP-IB plotter must be set to listen-only mode.

To recover from illegal HP-IB commands (SYNTAX ERR) and to reset display state, press push button

for at least 3 seconds to perform HP-IB CLEAR. Instrument returns to LOCAL and discontinues any HP-IB operation in progress.

Activate digital test routines by pressing PLOT GRAT push button while switching LINE power ON. Push button then selects desired test routine. Press both PLOT GRAT and PLOT TRACE push buttons to revert to normal display state.

5. **PLOT TRACE:** Initiates sequence of plotter commands over HP-IB to plot displayed CRT trace(s). Press push button again to abort active plot. HP-IB plotter must be set to listen-only mode.

6. **LINE:** AC line switch. Switches instrument primary power ON and OFF.

7. **INTENSITY:** Adjusts brightness of CRT trace(s) and annotation characters.

8. **SCALE:** Adjusts CRT background illumination. SCALE control is disabled in ANALOG DISPLAY mode.

9. **Y POSN:** Adjusts vertical position of CRT trace. Use Y POSN with reference pattern in digital test routine #4 to align digital trace memory coordinates with corresponding CRT graticule lines.

10. **X POSN:** Adjusts horizontal position of CRT trace. Use X POSN with reference pattern in digital test routine #4 to align digital trace memory coordinates with corresponding CRT graticule lines.

11. **TRACE ALIGN:** Rotates trace about center of CRT.

12. **FOCUS:** Adjusts sharpness of CRT trace.

13. **CRT Annotation:** Indicates display control settings.

REAR PANEL FEATURES

14. **Line Power Receptacle:** Three-conductor male receptacle for connecting ac power cable. Power plug retaining bracket, included with standard instrument, can be installed to prevent power cable disconnection when instrument is in transit. Power cable coils an special rear feet when not in use.

15. **FUSE:** Spring-loaded holder for cartridge-type primary power fuse.

16. **SELECTOR (VOLTS):** Adapts primary power transformer configuration to voltage of ac primary power source.

17. **ADDRESS:** Switch settings determine address of instrument to be used for communications via HP-IB. Address is set as sum of the switches, where A5=16, A4=8, A3=4, A2=2, and A1=1.

18. **HORIZ (SWEEP) OUTPUT:** BNC jack is a sweep output or sweep input, depending on the position of SWEEP switch on Interface Assembly A9. SWEEP switch on assembly A9 is factory set for sweep output (INT).

As a BNC output, HORIZ (SWEEP) OUTPUT provides horizontal sweep voltage from a 5K-ohm output impedance. The -5V to +5V output range corresponds to a full 10-division CRT horizontal deflection.

As a BNC input with a 20K-ohm input impedance, HORIZ (SWEEP) OUTPUT allows the CRT display to be swept by a -5V to +5V external horizontal sweep signal (approximately 30V/sec. maximum sweep rate for digital display mode).

19. **VERTICAL (VIDEO) OUTPUT:** BNC output provides detected video signal from a 50-ohm output impedance. Typical 0-800 mV output range corresponds to full 8-division CRT vertical deflection.

20. **BLANK (PENLIFT) OUTPUT:** BNC output provides a +15V penlift/blinking signal from a 10K-ohm output impedance when CRT trace is blanked. Otherwise, output is low at 0V (low impedance, 150 mA max.) for an unblanked trace.

21. **21.4 MHz IF OUTPUT:** BNC output provides 21.4 MHz IF signal (linearly related to spectrum RF input) from a 50-ohm output impedance. Spectrum analyzer RESOLUTION BW setting controls the output bandwidth. Spectrum analyzer INPUT ATTN, REFERENCE LEVEL FINE, and the first six REFERENCE LEVEL positions control the output amplitude. Output level is approximately -10 dBm into 50 ohms with a signal displayed at Reference Level.

22. **HP-IB Connector:** Hewlett-Packard Interface Bus connection allows remote instrument operation and direct digital plotting of CRT display.




Figure 3-1. HP 853A Front Panel




Figure 3-2. HP 853A Rear Panel

ECONOMY SPECTRUM ANALYZER PLUG-INS

FRONT PANEL FEATURES

- FREQUENCY GHz (HP 8559A):** Displays spectrum analyzer center frequency.
- START-CENTER (HP 8558B, 8557A):** Selects mode of FREQUENCY MHz (3) readout.
- FREQUENCY MHz (HP 8558B, 8557A):** Displays spectrum analyzer start or center frequency.
- FREQ CAL (HP 8559A):** Adjusts FREQUENCY GHz (1) readout for calibration on 35 MHz CAL OUTPUT signal.
- TUNING:** Adjusts spectrum analyzer start or center frequency. Coarse tuning is provided by large knob; smaller knob provides FINE tuning.
- FREQUENCY BAND GHz (HP 8559A):** Selects calibrated frequency band. Shifts FREQUENCY GHz (1) readout and adjusts CRT frequency and amplitude calibration for proper display of in-band signals.
- ALT IF (HP 8559A):** Shifts first IF 15 MHz to eliminate baseline lift caused by input signals at approximately 3.0075 GHz.
- SIG IDENT (HP 8559A):** Identifies correct FREQUENCY BAND GHz (6) for unknown signal. Shifts IF and lowers displayed signals on alternate spectrum analyzer sweeps. Correct response is 1 MHz shift to left.
- VERTICAL POSN:** Adjusts vertical position of CRT trace.
- VERTICAL GAIN:** Adjusts deflection circuit gain for amplitude scale calibration of CRT display.
- FREQUENCY CAL (HP 8558B):** Removes tuning hysteresis from first LO (YIG oscillator). FREQUENCY CAL should be pressed before calibration and whenever TUNING (5) is changed by more than 50 MHz.

- FREQUENCY ZERO (HP 8558B, 8557A):** Adjusts FREQUENCY MHz (3) readout for calibration on LO feedthrough (0 Hz).
- BASELINE CLIPPER:** Prevents CRT blooming in variable persistence, storage display mainframes (such as the HP 181T/TR) by blanking the lower portion of the CRT display. When it is operating in its digital display mode, the HP 853A Spectrum Analyzer Display does not respond to this control.
- VIDEO FILTER:** Post-detection low-pass filter smooths CRT trace by averaging random noise. The MAX (detent) position selects 1.5 Hz bandwidth for maximum noise averaging and noise level measurements. The VIDEO FILTER bandwidth is scaled by resolution bandwidth (23) setting. The MAX VIDEO FILTER should not be used for CW signal analysis.
- SWEEP Indicator:** Remains lit during each sweep.
- SWEEP TRIGGER:** Selects sweep trigger mode.
 - VIDEO:** Sweep triggered on internal post-detection video waveform. One-half major division of vertical deflection (noise, AM signal, etc.) is required to trigger sweep. VIDEO is normally used with 0 (zero) frequency span for time-domain analysis.
 - LINE:** Sweep triggered at ac line frequency.
 - FREE RUN:** End of each sweep triggers new sweep.
 - SINGLE:** Single sweep triggered or reset by turning SWEEP TRIGGER clockwise momentarily.
- 1st LO OUTPUT (HP 8558B):** 50-ohm BNC output provides 2.05–3.55 GHz first LO signal at approximately +10 dBm. Terminate 1st LO OUTPUT with 50-ohm load when not in use.
- INPUT 50Ω:** Precision type N (female) or BNC (female) signal input connector with 50-ohm input impedance.
 - Options 001 and 002: INPUT 75Ω–75-ohm BNC (female) signal input connector.

CAUTION

50-ohm BNC connectors might cause damage if used directly with Option 001 and 002 75-ohm BNC INPUT and CAL OUTPUT connectors.

- SWEEP TIME/DIV:** Selects time required to sweep one major horizontal division on CRT.

AUTO: Automatically selects fastest allowable sweep time as a function of FREQ SPAN/DIV (22), RESOLUTION BW (23), and VIDEO FILTER (14) settings to maintain display amplitude calibration. AUTO operation retained with FREQ SPAN/DIV and RESOLUTION BW controls uncoupled.

TIME/DIV: Selects calibrated sweep time. TIME/DIV is used primarily with 0 (Zero) frequency span for time-domain analysis of modulation waveforms. Display amplitude calibration not guaranteed for other frequency spans.

MAN: Enables manual frequency scan using MAN SWEEP knob.

- PROBE POWER (HP 8558B, 8557A):** Provides power for high-impedance active probes, such as the HP 1121A. (See Operation and Service Manual for details regarding use with Options 001 and 002.)

- REF LEVEL CAL:** Adjusts spectrum analyzer RF gain to calibrate top CRT graticule line for absolute amplitude measurements.

- FREQ SPAN/DIV:** Selects CRT horizontal axis frequency calibration.

MHz/DIV kHz/DIV: Selects desired frequency span. Alignment of OPTIMUM markings (><) selects optimum resolution bandwidth (23).

0 (Zero Span): Spectrum analyzer operates as a manually-tuned receiver, at frequency indicated by FREQUENCY GHz or FREQUENCY MHz readout, for time-domain display of signal modulation.

F (Full Band-HP 8559A): Spectrum analyzer sweeps entire selected frequency band. FREQUENCY GHz (1) readout corresponds to location of tuning marker displayed on CRT.

F (Full Span-HP 8557A): Spectrum analyzer sweeps entire frequency range. FREQUENCY MHz (3) readout corresponds to location of tuning marker displayed on CRT.

- RESOLUTION BW:** Selects spectrum analyzer 3-dB bandwidth. Alignment of OPTIMUM markings (><) automatically selects optimum resolution bandwidth for any frequency span. When pushed in, RESOLUTION BW couples mechanically with FREQ SPAN/DIV (22).

- CAL OUTPUT:** BNC (female) output provides calibration signal from 50-ohm output impedance. Options 001 and 002: 75-ohm output impedance.

CAUTION

50-ohm BNC connectors might cause damage if used directly with Option 001 and 002 75-ohm BNC INPUT and CAL OUTPUT connectors.

- 10 dB/DIV–1 dB/DIV–LIN (Amplitude Scale):** Selects CRT vertical axis amplitude calibration (logarithmic or linear scale). Reference Level remains constant at top CRT graticule line.

- REFERENCE LEVEL:** Adjusts power level (in dBm or dBmV) represented by top CRT graticule line. Large outer knob adjusts REFERENCE LEVEL in calibrated 10-dB steps; FINE vernier provides 12 dB of continuous adjustment.

- INPUT ATTEN:** Selects desired RF input attenuation, indicated by blue numbers (push and turn).

REAR PANEL FEATURES

- P1 Connector:** Connects spectrum analyzer plug-in to display mainframe.

- HORIZ GAIN:** Allows ±1/2 major division of horizontal gain adjustment to calibrate spectrum analyzer plug-in with HP 180-Series display mainframe.




Figure 3-3. HP 8559A Front Panel




Figure 3-4. HP 8558B Front Panel




Figure 3-5. HP 8557A Front Panel




Figure 3-6. Economy Spectrum Analyzer Plug-In Rear Panel

PERFORMANCE CHECK

ADJUSTMENTS

SECTION IV PERFORMANCE TESTS

4-1. INTRODUCTION

4-2. The HP Model 853A Spectrum Analyzer Display has no specified performance limits itself; its electrical performance is dependent on the operating parameters of the plug-in spectrum analyzer installed in it. For this reason no performance tests are included in this Operation and Service Manual. All tests

required to check the performance of a particular plug-in in combination with the HP 853A Display are provided in the Operation and Service Manual supplied with the plug-in.

4-3. If you merely want to make sure the HP 853A is operating, do the Operation Verification procedure provided in Section II of this manual.

SECTION V ADJUSTMENTS

5-1. INTRODUCTION

5-2. This section describes the adjustments used to restore the HP 853A to its peak operating condition after a repair, or to compensate for changes resulting from component aging. Illustrations showing the appropriate test setups are included in the adjustment procedures. Table 5-1 lists all the adjustments by adjustment name, adjustment reference designator, and by the paragraph number of the adjustment procedure. Included in the table is a brief description of the purpose of the adjustment.

5-3. Data taken during an adjustment should be recorded in the spaces provided in the procedure. Comparison of initial data with data taken during later adjustments is useful for preventative maintenance and troubleshooting.

WARNING

When the covers of the instrument are removed, terminals are exposed that have voltages capable of causing death. The adjustments in this section should, therefore, be performed only by a skilled person who knows the hazard involved.

NOTE

Before performing any adjustments, allow one-half hour warm-up time.

5-4. EQUIPMENT REQUIRED

5-5. Test equipment and accessories required for the adjustment procedures are listed in Table 1-3. If

the listed equipment is not available, substitute equipment may be used provided it meets the minimum specifications given in the table.

5-6. Adjustment Tools

5-7. For adjustments that require a non-metallic tuning tool, use fiber tuning tool, HP Part Number 8710-0033 (check digit 4). When a non-metallic tuning tool is not required, you may use an ordinary small, flat-bladed screwdriver or other suitable tool. Regardless of the tool used, do not try to force any adjustment control. Slug-tuning inductors and variable capacitors especially, are easily damaged by excessive force.

5-8. RELATED ADJUSTMENTS

5-9. Related adjustments are those adjustments made with controls that are to some extent interdependent. This interdependency means that when you make a repair in a circuit affected by one of these controls, you must do the adjustment procedures prescribed for all the controls related to the one in the repaired circuit. Related adjustments are listed by their respective groups in Table 5-2.

5-10. FACTORY SELECTED COMPONENTS

5-11. Table 5-3 is a list of factory selected components used in the HP 853A. The components are listed by reference designator, related adjustment paragraph, and by basis of selection. Factory selected components are identified by an asterisk (*) in the schematic diagrams in Section VIII and in the Replaceable Parts lists in Section VI. Part numbers for standard values of selected components are listed in Table 5-4.

Table 5-1. Internal Adjustable Components (1 of 2)

Reference Designator	Adjustment Name	Adjustment Paragraph	Purpose
A3R20	+15V	5-12	Adjusts Display Power Supply +15 volts output.
A3R21	-15V	5-12	Adjusts Display Power Supply -15 volts output.
A3R28	+5.05V	5-12	Adjusts Display Power Supply +5.05 volts output.
A3R30	ASTIG	5-16	Adjusts roundness of spot on CRT.
A3R31	PATTERN	5-16	Corrects for curvature in CRT trace.
A4R4	HV	5-13	Adjusts level of output from High Voltage Power Supply to CRT.
A4R18	INTEN LIM	5-13	Sets maximum CRT trace intensity.
A4R29	FOCUS LIMIT	5-16	Sets range of front-panel FOCUS control.
A5R1	MAX OFF(set)	5-15	Adjusts offset of maximum peak detector output to ADC.
A5R25	MIN OFF(set)	5-15	Adjusts offset of minimum peak detector output to ADC.
A5R50	SWP OFF(set)	5-15	Adjusts offset of horizontal sweep for use by ADC.
A5R52	SWP GAIN	5-15	Adjusts gain of horizontal sweep for use by ADC.
A5R58	ADC OFF(set)	5-15	Adjusts offset of output from Track and Hold amplifier.
A5R71	ADC GAIN	5-15	Adjusts gain of Track and Hold output amplifier.
A5R81	DGTL X GAIN	5-15	Adjusts output level of output from Digital X Generator.
A5R92	DGTL X OFF(set)	5-15	Adjusts output offset voltage of Digital X Generator.
A5R97	STRK GAIN	5-15	Adjusts overall gain of Digital Y Generator.
A5R99	Y FB	5-15	Adjusts magnitude of feedback current in Digital Y Generator.
A5R104	INTEN EQ	5-15	Adjusts relative intensity of short and long CRT strokes.
A6C61	HF TRIM	5-16	Compensates for high-frequency response of Control Gate Amplifier.
A6R2	DGTL Y OFF(set)	5-15	Adjusts digital vertical offset relative to CRT graticule.
A6R4	DGTL Y GAIN	5-15	Adjusts digital vertical gain relative to CRT graticule.
A6R20	X GAIN	5-17	Adjusts gain of X Axis Amplifier.

Table 5-1. Internal Adjustable Components (2 of 2)

Reference Designator	Adjustment Name	Adjustment Paragraph	Purpose
A6R30	Y GAIN	5-17	Adjusts gain of Y Axis Amplifier.
A6R124	INTEN GAIN	5-16	Adjusts the gain of the Voltage-to-Current Converter for a maximum +70V at output of Control Gate Amplifier.
A6R135	DYN FOCUS	5-16	Adjusts amount of intensity dynamic focus correction of CRT display.
A6R151	HF GAIN	5-16	Adjusts high frequency response of Control Gate Amplifier.
A6R153	MIN INTEN	5-13 5-16	Adjusts minimum voltage in Control Gate Amplifier to set minimum CRT trace intensity.
A8R13	+15.05V	5-12	Adjusts +15.05 volts output of Plug-In Power Supply Assembly.
A8R17	-12.65V	5-12	Adjusts -12.65 volts output of Plug-In Power Supply Assembly.

Table 5-2. Related Adjustments

Assembly Replaced or Repaired	Perform the Following Related Adjustments	Paragraph Number
A1 Front Panel Assembly	None	
A1A1 Display Control Assembly	None	
A2 Display Adjust Assembly	Front Panel Adjustments	Sect. III, Chap. I
A3 Display Power Supply Assembly	Low-Voltage Power Supply Adjustments	5-12
	Digital Storage Adjustments	5-15
	Z Axis Adjustments	5-16
	Analog Deflection Adjustments	5-17
A4 High-Voltage Power Supply Assembly	High-Voltage Power Supply Adjustments	5-13
	Z Axis Adjustment	5-16
A5 Data Converter Assembly	Digital Storage Adjustments	5-15
	Analog Deflection Adjustments	5-17
A6 XYZ Amplifier Assembly	Digital Storage Adjustments	5-15
	Z Axis Adjustments	5-16
	Analog Deflection Adjustments	5-17
A7 Processor Assembly	None	
A8 Plug-In Power Supply Assembly	Low-Voltage Power Supply Adjustments	5-12
A9 Interface Assembly	None	
A10 HP-1B Interconnect Assembly	None	
A11 Primary Switching Assembly	None	
A12 Motherboard	None	
A13 Fan Module Assembly	None	
T1 Transformer Assembly	None	
U1 High-Voltage Multiplier Assembly	High-Voltage Power Supply Adjustments	5-13
V1 Cathode Ray Tube	High-Voltage Power Supply Adjustments	5-13
	Digital Storage Adjustments	5-15
	Z Axis Adjustments	5-16
	Analog Deflection Adjustments	5-17

Table 5-3. HP 853A Factory-Selected Components

Reference Designator	Basis for Selection
A6R19	Selected in conjunction with A6R21 to center Y POSN adjustment.
A6R21	Selected in conjunction with A6R19 to center Y POSN adjustment.
A6R29	Selected to shift adjustment range of A6R30 Y GAIN.
A6R34	Selected in conjunction with A6R41 to center X POSN adjustment.
A6R41	Selected in conjunction with A6R34 to center X POSN adjustment.
A6R50	Selected to shift adjustment range of A6R20 X GAIN.

Table 5-4. HP Part Numbers of Standard Value Replacement Components (1 of 3)



CAPACITORS					
RANGE: 1 to 24 pF TYPE: Tubular TOLERANCE: 1 to 9.1 pF = ± 25 pF 10 to 24 pF = $\pm 5\%$			RANGE: 27 to 680 pF TYPE: Dipped Mica TOLERANCE: $\pm 5\%$		
					
Value (pF)	HP Part Number	C D	Value (pF)	HP Part Number	C D
1.0	0160-2236	8	27	0160-2306	3
1.2	0160-2237	9	30	0160-2199	2
1.5	0150-0091	8	33	0160-2150	5
1.8	0160-2239	1	36	0160-2308	5
2.0	0160-2240	4	39	0140-0190	7
2.2	0160-2241	5	43	0160-2200	6
2.4	0160-2242	6	47	0160-2307	4
2.7	0160-2243	7	51	0160-2201	7
3.0	0160-2244	8	56	0140-0191	8
3.3	0150-0059	8	62	0140-0205	5
3.6	0160-2246	0	68	0140-0192	9
3.9	0160-2247	1	75	0160-2202	8
4.3	0160-2248	2	82	0140-0193	0
4.7	0160-2249	3	91	0160-2203	9
5.1	0160-2250	6	100	0160-2204	0
5.6	0160-2251	7	110	0140-0194	1
6.2	0160-2252	8	120	0160-2205	1
6.8	0160-2253	9	130	0140-0195	2
7.5	0160-2254	0	150	0140-0196	3
8.2	0160-2255	1	160	0160-2206	2
9.1	0160-2256	2	180	0140-0197	4
10.0	0160-2257	3	200	0140-0198	5
11.0	0160-2258	4	220	0160-0134	1
12.0	0160-2259	5	240	0140-0199	6
13.0	0160-2260	8	270	0140-0210	2
15.0	0160-2261	9	300	0160-2207	3
16.0	0160-2262	0	330	0160-2208	4
18.0	0160-2263	1	360	0160-2209	5
20.0	0160-2264	2	390	0140-0200	0
22.0	0160-2265	3	430	0160-0939	4
24.0	0160-2266	4	470	0160-3533	0
			510	0160-3534	1
			560	0160-3535	2
			620	0160-3536	3
			680	0160-3537	4

Table 5-4. HP Part Numbers of Standard Value Replacement Components (2 of 3)


RESISTORS								
RANGE: 10 to 464K Ohms TYPE: Fixed-Film WATTAGE: .125 at 125°C TOLERANCE: ±1.0%								
								
Value (Ω)	HP Part Number	E D	Value (Ω)	HP Part Number	E D	Value (Ω)	HP Part Number	C D
10.0	0757-0346	2	464	0698-0082	7	21.5K	0757-0199	3
11.0	0757-0378	0	511	0757-0416	7	23.7K	0698-3158	4
12.1	0757-0379	1	562	0757-0417	8	26.1K	0698-3159	5
13.3	0698-3427	0	619	0757-0418	9	28.7K	0698-3449	6
14.7	0698-3428	1	681	0757-0419	0	31.6K	0698-3160	8
16.2	0757-0382	6	750	0757-0420	3	34.8K	0757-0123	3
17.8	0757-0294	9	825	0757-0421	4	38.3K	0698-3161	9
19.6	0698-3429	2	909	0757-0422	5	42.2K	0698-3450	9
21.5	0698-3430	5	1.0K	0757-0280	3	46.4K	0698-3162	0
23.7	0698-3431	6	1.1K	0757-0424	7	51.1K	0757-0458	7
26.1	0698-3432	7	1.21K	0757-0274	5	56.2K	0757-0459	8
28.7	0698-3433	8	1.33K	0757-0317	7	61.9K	0757-0460	1
31.6	0757-0180	2	1.47K	0757-1094	9	68.1K	0757-0461	2
34.8	0698-3434	9	1.62K	0757-0428	1	75.0K	0757-0462	3
38.3	0698-3435	0	1.78K	0757-0278	9	82.5K	0757-0463	4
42.2	0757-0316	6	1.96K	0698-0083	8	90.9K	0757-0464	5
46.4	0698-4037	0	2.15K	0698-0084	9	100K	0757-0465	6
51.1	0757-0394	0	2.37K	0698-3150	6	110K	0757-0466	7
56.2	0757-0395	1	2.61K	0698-0085	0	121K	0757-0467	8
61.9	0757-0276	7	2.87K	0698-3151	7	133K	0698-3451	0
68.1	0757-0397	3	3.16K	0757-0279	0	147K	0698-3452	1
75.0	0757-0398	4	3.48K	0698-3152	8	162K	0757-0470	3
82.5	0757-0399	5	3.83K	0698-3153	9	178K	0698-3243	8
90.0	0757-0400	9	4.22K	0698-3154	0	196K	0698-3453	2
100	0757-0401	0	4.64K	0698-3155	1	215K	0698-3454	3
110	0757-0402	1	5.11K	0757-0438	3	237K	0698-3266	5
121	0757-0403	2	5.62K	0757-0200	7	261K	0698-3455	4
133	0698-3437	2	6.19K	0757-0290	5	287K	0698-3456	5
147	0698-3438	3	6.81K	0757-0439	4	316K	0698-3457	6
162	0757-0405	4	7.50K	0757-0440	7	348K	0698-3458	7
178	0698-3439	4	8.25K	0757-0441	8	383K	0698-3459	8
196	0698-3440	7	9.09K	0757-0288	1	422K	0698-3460	1
215	0698-3441	8	10.0K	0757-0442	9	464K	0698-3260	9
237	0698-3442	9	11.0K	0757-0443	0			
261	0698-3132	4	12.1K	0757-0444	1			
287	0698-3443	0	13.3K	0757-0289	2			
316	0698-3444	1	14.7K	0698-3156	2			
348	0698-3445	2	16.2K	0757-0447	4			
383	0698-3446	3	17.8K	0698-3136	8			
422	0698-3447	4	19.6K	0698-3157	3			

Table 5-4. HP Part Numbers of Standard Value Replacement Components (3 of 3)

RESISTORS

RANGE: 10 to 1.47M Ohms
 TYPE: Fixed-Film
 WATTAGE: .5 at 125°C
 TOLERANCE: ±1%



Value (Ω)	HP Part Number	C	D	Value (Ω)	HP Part Number	C	D	Value (Ω)	HP Part Number	C	D	Value (Ω)	HP Part Number	C	D
10.0	0757-0984	4		215	0698-3401	0		4.64K	0698-3348	4		110K	0757-0859	2	
11.0	0575-0985	5		237	0698-3102	8		5.11K	0757-0833	2		121K	0757-0860	5	
12.1	0757-0986	6		261	0757-1090	5		5.62K	0757-0834	3		133K	0757-0310	0	
13.3	0757-0001	6		287	0757-1092	7		6.19K	0757-0196	0		147K	0698-3175	5	
14.7	0698-3388	2		316	0698-3402	1		6.81K	0757-0835	4		162K	0757-0130	2	
16.2	0757-0989	9		348	0698-3403	2		7.50K	0757-0836	5		178K	0757-0129	9	
17.8	0698-3389	3		383	0698-3404	3		8.25K	0757-0837	6		196K	0757-0063	0	
19.6	0698-3390	6		422	0698-3405	4		9.09K	0757-0838	7		215K	0757-0127	7	
21.5	0698-3391	7		464	0698-0090	7		10.0K	0757-0839	8		237K	0698-3424	7	
23.7	0698-3392	8		511	0757-0814	9		12.1K	0757-0841	2		261K	0757-0064	1	
26.1	0757-0003	8		562	0757-0815	0		13.3K	0698-3413	4		287K	0757-0154	0	
28.7	0698-3393	9		619	0757-0158	4		14.7K	0698-3414	5		316K	0698-3425	8	
31.6	0698-3394	0		681	0757-0816	1		16.2K	0757-0844	5		348K	0757-0195	9	
34.8	0698-3395	1		750	0757-0817	2		17.8K	0698-0025	8		383K	0757-0133	5	
38.3	0698-3396	2		825	0757-0818	3		19.6K	0698-3415	6		422K	0757-0134	6	
42.2	0698-3397	3		909	0757-0819	4		21.5K	0698-3416	7		464K	0698-3426	9	
46.4	0698-3398	4		1.00K	0757-0159	5		23.7K	0698-3417	8		511K	0757-0135	7	
51.1	0757-1000	7		1.10K	0757-0820	7		26.1K	0698-3418	9		562K	0757-0868	3	
56.2	0757-1001	8		1.21K	0757-0821	8		28.7K	0698-3103	9		619K	0757-0136	8	
61.9	0757-1002	9		1.33K	0698-3406	5		31.6K	0698-3419	0		681K	0757-0869	4	
68.1	0757-0794	4		1.47K	0757-1078	9		34.8K	0698-3420	3		750K	0757-0137	9	
75.0	0757-0795	5		1.62K	0757-0873	0		38.3K	0698-3421	4		825K	0757-0870	7	
82.5	0757-0796	6		1.78K	0698-0089	4		42.2K	0698-3422	5		909K	0757-0138	0	
90.0	0757-0797	7		1.96K	0698-3407	6		46.4K	0698-3423	6		1M	0757-0059	4	
100	0757-0198	2		2.15K	0698-3408	7		51.1K	0757-0853	6		1.1M	0757-0139	1	
110	0757-0798	8		2.37K	0698-3409	8		56.2K	0757-0854	7		1.21M	0757-0871	8	
121	0757-0799	9		2.61K	0698-0024	7		61.9K	0757-0309	7		1.33M	0757-0194	8	
133	0698-3399	5		2.87K	0698-3101	7		68.1K	0757-0855	8		1.47M	0698-3464	5	
147	0698-3400	9		3.16K	0698-3410	1		75.0K	0757-0856	9					
162	0757-0802	5		3.48K	0698-3411	2		82.5K	0757-0857	0					
178	0698-3334	8		3.83K	0698-3412	3		90.9K	0757-0858	1					
196	0757-1060	9		4.22K	0698-3346	2		100K	0757-0367	7					

ADJUSTMENTS

5-12. LOW-VOLTAGE POWER SUPPLIES CHECK AND ADJUSTMENT

REFERENCE:

A3 and A8 Schematics

DESCRIPTION:

The low-voltage supplies on Plug-in Power Supply Assembly A8 and on Display Power Supply A3 are checked and adjusted as necessary for correct output voltage levels.

EQUIPMENT:

Digital Voltmeter HP 3455A
Spectrum Analyzer plug-in HP 8557A, 8558B, or 8559A




Figure 5-1. Low-Voltage Power Supplies Adjustment Test Setup

PROCEDURE:

Plug-In Power Supply Assembly A8

1. Set display LINE switch to OFF, disconnect ac power cord, and remove the HP 853A top cover. Connect the equipment as shown in Figure 5-1.

NOTE

Connect digital voltmeter ground to test point A8TP2 when monitoring voltages on Plug-In Power Supply Assembly A8.

2. Reconnect ac power cord, install spectrum analyzer plug-in, and set display LINE switch to ON.
3. Adjust potentiometer A8R13 (+15.05V ADJ) for $+15.05 \pm .01$ Vdc at A8TP1.
4. Connect digital voltmeter to A8TP5. Adjust potentiometer A8R17 (-12.65V ADJ) for a voltmeter reading of -12.65 ± 0.01 Vdc.

ADJUSTMENTS

5-12. LOW-VOLTAGE POWER SUPPLIES CHECK AND ADJUSTMENT (Cont'd)**WARNING**

The voltage at A8TP4 (check in the next step) is hazardous.

5. Connect digital voltmeter to A8TP4. Voltmeter should indicate $+100 \pm 2$ Vdc.
6. Disconnect the digital voltmeter. The three amber LEDs (DS1 through DS3) on Plug-In Power Supply Assembly A8 should be lit, indicating that the supply voltages are present and at the correct levels.
7. Set LINE switch to OFF and remove spectrum analyzer plug-in from the display mainframe.
8. Set LINE switch to ON. The +100V power indicator LED (DS1) on Plug-In Power Supply Assembly A8 should be very dimly lit, indicating proper safety shutdown of the +100V supply when plug-in spectrum analyzer is removed from display mainframe. (Shutdown is partial; 100V supply output is reduced to less than 20 volts.)

Display Power Supply Assembly A3

9. Set LINE switch to OFF and install spectrum analyzer plug-in in display mainframe. Set LINE switch to ON.

NOTE

When measuring voltages on Display Power Supply Assembly A3, connect digital voltmeter ground to test point A3TP5.

10. Connect digital voltmeter to test point A3TP2. Adjust potentiometer A3R20 (+15V ADJ) for a voltmeter reading of $+15.00 \pm 0.01$ Vdc.
11. Connect digital voltmeter to test point A3TP4. Adjust potentiometer A3R21 (-15V ADJ) for a voltmeter reading of -15.00 ± 0.01 Vdc.
12. Connect digital voltmeter to test point A3TP7. Adjust potentiometer A3R28 (+5V ADJ) for a voltmeter reading of $+5.05 \pm 0.01$ Vdc.
13. Connect digital voltmeter to test point A3TP3. Voltmeter should indicate -12.0 ± 0.5 Vdc.

WARNING

The voltage at test point A3TP6 (checked in the next step) is high enough to cause you severe injury if contacted.

14. Connect the digital voltmeter to test point A3TP6. Voltmeter should indicate $+158 \pm 2.0$ Vdc.
15. Disconnect the digital voltmeter. The four amber LEDs (DS1 through DS4) on Display Power Supply Assembly A3 should be lit, indicating that the supply voltages are present and at the correct levels.
16. When you have completed the above checks and adjustments, set the LINE to OFF, disconnect the ac power cord, and replace the HP 853A top cover.

ADJUSTMENTS

5-13. HIGH VOLTAGE POWER SUPPLY ADJUSTMENT

REFERENCE:

A4 Schematic. See Figure 5-11 at the back of this section for locations of adjustments on assemblies A5 and A6.

DESCRIPTION:

A high-voltage probe is required to measure the high-voltage cathode supply to the CRT. The probe accuracy is checked by comparing measurements of the +158V supply with, and without, the probe in the test setup. Any error is compensated for when the CRT cathode supply voltage is set. The Intensity Limit adjustment is set to limit the CRT control grid voltage and, in effect, to limit the maximum CRT trace intensity.




Figure 5-2. High-Voltage Power Supply Adjustment Test Setup

EQUIPMENT:

Digital Voltmeter	HP 3455A
High-Voltage Probe (1000:1 Divider)	HP 34111A
Spectrum Analyzer plug-in	HP 8559A, 8558B, or 8557A

WARNING

To minimize shock hazard, use a non-metallic adjustment tool for adjustments on High Voltage Power Supply Assembly A4.

WARNING

The following procedure probes voltages that, if contacted, could cause personal injury or death.

NOTE

Adjustment of High Voltage Power Supply Assembly A4 should not be a routine maintenance procedure. Adjustment should be done only when the high-voltage power supply or the CRT is repaired or replaced.

ADJUSTMENTS

5-13. HIGH VOLTAGE POWER SUPPLY ADJUSTMENT (Cont'd)

NOTE

If High Voltage Power Supply Assembly A4, or an adjustable component in the assembly, is replaced, set all adjustments on the replaced assembly to midrange (except A4R18 INT LIM, which should be set fully counterclockwise) before turning the instrument on. If the CRT is replaced, set the front-panel INTENSITY control fully counterclockwise before applying power.

PROCEDURE:

WARNING

After disconnecting the ac line power cord, allow at least 30 seconds for capacitors in the high-voltage power supply to discharge before removing the protective cover of High Voltage Power Supply Assembly A4.

1. Set LINE switch OFF, disconnect power cord, and remove the HP 853A top cover. Remove protective cover of High Voltage Power Supply Assembly A4.
2. Remove screw that attaches assembly A4 to cavity. Partly remove board from cavity to read value of voltage written on Transformer Assembly A4A1. Record this voltage and reattach assembly A4 to cavity with screw.

_____ Vdc

CAUTION

To prevent permanent damage to the CRT, be prepared to turn off the instrument if a bright spot appears on screen. Set INT LIM adjustment A4R18 fully counterclockwise before installing a new High Voltage Power Supply Assembly A4.

3. Reconnect power cord, install spectrum analyzer plug-in, and set LINE switch ON. If a bright spot appears on screen, immediately turn off display mainframe. If bright spot does not appear, set controls as follows:

TRACE A	STORE BLANK
TRACE B	STORE BLANK
DGTL AVG	OFF
INPUT-B→A	OFF
SCALE	Full counterclockwise
INTEN	Dim CRT trace
FOCUS	Midrange
FREQ SPAN/DIV	0 MHz
RESOLUTION BW	3 MHz
INPUT ATTEN	10 dB
REFERENCE LEVEL	-10 dBm
Amplitude Scale	LIN
SWEEP TIME/DIV	MAN
VIDEO FILTER	MAX (detent)

ADJUSTMENTS

5-13. HIGH VOLTAGE POWER SUPPLY ADJUSTMENT (Cont'd)

High Voltage Power Supply

4. Calibrate high-voltage probe as follows:

- a. Set digital voltmeter (DVM) to AUTO range, measure output of +158V supply at A3TP6 with standard DVM probe, and record reading.

+ _____ Vdc

- b. Connect 1000:1 divider probe to DVM, measure +158V supply, and record reading.

+ _____ Vdc

- c. Divide reading recorded in step 4a into reading recorded in step 4b. This gives calibration factor of high-voltage probe.

calibration factor _____

- d. Multiply voltage recorded in step 2 by calibration factor calculated in step 4c to yield desired voltage reading.

- _____ Vdc

WARNING

High voltage present at A4TP1 could, if contacted, cause severe injury or death.

5. Set DVM to 10V range and attach high-voltage probe ground lead to the HP 853A chassis. Measure output of high-voltage cathode power supply at A4TP1, CATH test hole (plated-through hole at edge of P.C. board).
6. Adjust A4R4 HV for a voltmeter reading equal to the voltage reading calculated in step 4d.

Intensity Limit and Focus Limit

NOTE

The DVM must have 10 megohms input resistance for correct measurement. If the HP 3455A Digital Voltmeter is used, the 100-volt or the 1000-volt range must be used. Do not use AUTO range.

7. Disconnect 1000:1 divider probe from DVM and connect standard DVM probe. Connect DVM to CONT GATE OUT test point A6TP2.

ADJUSTMENTS

5-13. HIGH VOLTAGE POWER SUPPLY ADJUSTMENT (Cont'd)

8. Set front-panel INTEN control for a voltage reading of $30.0 \pm 0.2V$. (If voltage at CONT GATE OUT test point A6TP2 cannot be reduced to +30V, adjust MIN INTEN A6R153 just enough to allow reading of $+30 \pm 0.2V$.)

CAUTION

This voltage must be set correctly before INT LIM potentiometer A4R18 is adjusted, or permanent damage to the CRT could result.

9. Adjust MAN SWEEP control to midrange position.
10. Adjust A4R18 INT LIM clockwise until a dot is barely visible on CRT.
11. Adjust front-panel INTEN control to display CRT dot at normal intensity. Adjust A4R29 FOCUS LIMIT for best focus of CRT dot.
12. Repeat steps 8–11 until no further adjustment is necessary.
13. Disconnect DVM from test point A6TP2. Set LINE switch OFF, disconnect power cord, and wait at least 30 seconds before replacing protective cover of High Voltage Power Supply Assembly A4.
14. Perform Z-Axis Adjustment Procedure (paragraph 5-16 in this section).

ADJUSTMENTS

5-14. DIGITAL STORAGE TEST ROUTINES

Eleven test routines, contained in the firmware of the HP 853A, are used to adjust, verify the correct operation of, and troubleshoot the digital storage circuitry.

Test routines are accessed by turning the instrument off, pressing and holding PLOT GRAT, turning the instrument on, and then releasing PLOT GRAT. The first routine accessed in this manner will be test routine #0.

In test routines #0 and 4, a four-character code, displayed on the right-hand side of the CRT, represents the current revision of the program ROM.

The test routines are numbered from #0 through #9 and #A on the left-hand side of the CRT. To view the output of the various test routines, proceed as follows:

1. Access test routine #0 in the manner described above.
2. After test routine #0 is selected, the PLOT GRAT push button can be pressed and released successively to step the test routines sequentially from #1 through #A.
3. For all test modes, selecting STORE BLANK A and STORE BLANK B at the same time switches the display to the analog mode. Although this doesn't deactivate the test routines, they will no longer be visible on the CRT. For any other TRACE A or TRACE B selection, the test routine display is active.
4. To exit the test routine mode, press and release PLOT GRAT and PLOT TRACE simultaneously, or turn the instrument LINE power switch OFF then ON.

Display Adjust Line Test Pattern

Use test routine #0 (Figure 5-3) for the following front panel adjustments:

TRACE ALIGN
X POSN
Y POSN


NOTE

The slightly different display pattern of test routine #4 can also be used for these adjustments.


The trace is generated from fixed values in memory that correspond to the top horizontal graticule line and the vertical centerline. When trace alignment and position adjustments are properly made, the generated horizontal line should be displayed over the top horizontal graticule line, and the center tick mark should be positioned over the vertical centerline etched on the CRT. This matches the center of the top horizontal graticule line with the corresponding position sent through the Hewlett-Packard Interface Bus (HP-IB) to the plotter.

ADJUSTMENTS

5-14. DIGITAL STORAGE TEST ROUTINES (Cont'd)



Test Routine #0



Test Routine #1

Figure 5-3. Test Routines #0 and #1

Stroke Generator Test Pattern

Test routine #1 (Figure 5-3) is used for the following adjustments:

INTEN EQ (A5R104)
Y FB (A5R99)
STRK GAIN (A5R97)

The character display verifies operation of the character ROM and associated circuitry. The full ASCII character set is displayed.


The staircase display verifies operation of the output digital-to-analog converter (DAC). Eleven levels should be seen; these correspond to 512, 256, 128, 64, 32, 16, 8, 4, 2, 1, and 0. The transitions to the last two levels are difficult to see on the CRT trace. Note that the levels have been offset by 128 to position all of them within the graticule area.

The square wave is used to adjust and verify the operation of the stroke generator; there should be no more than a minimal overshoot or undershoot. Note that the overshoot or undershoot appears at the right-hand edge of the square wave rather than at the usual left-hand edge. This is because the CRT traces are written backward (going from right to left).


The test pattern on the right half of the screen is used to adjust and verify the stroke intensity modulation circuitry. When the front-panel INTEN control is at midrange, the brightness of the short strokes (the inverted 'V') should be the same as that of the rest of the pattern.

ADJUSTMENTS

5-14. DIGITAL STORAGE TEST ROUTINES (Cont'd)



Test Routine #2



Test Routine #3

Figure 5-4. Test Routines #2 and #3

Peak Detector Droop Test

Test routine #2 (Figure 5-4) is used to measure the amount of hold-mode droop in the maximum peak detector circuit. The droop is the amount the voltage on the hold capacitor decreases over time because of leakage of the hold capacitor and of the components connected to this capacitor. The firmware implements a digital-storage oscilloscope mode. The sweep is triggered by a positive-going signal at the horizontal center of the screen. The sweep time per division is adjustable with the spectrum analyzer SWEEP TIME/DIV control. Note that only the right half of the screen is used for the test mode. Trace A displays the data acquired by the sample detector, while Trace B displays the data acquired by the maximum peak detector.

Focus Test Pattern

Test routine #3 (Figure 5-4) is used for the following adjustments:

- FOCUS (Front panel)
- HF TRIM (A6C61)
- ASTIG (A3R30)
- HF GAIN (A6R151)
- DYN FOCUS (A6R135)
- FOCUS LIMIT (A4R29)

The separate dots making up the letter X should be observed to determine how well the CRT beam is focused. The characters can also be moved to mid-screen and bottom-screen positions to check the focus in those areas of the screen by momentarily pressing PLOT TRACE.

ADJUSTMENTS


5-14. DIGITAL STORAGE TEST ROUTINES (Cont'd)

Output Test Pattern


Test routine #4 (Figure 5-5) provides the output test pattern that is used for the following adjustments:

TRACE ALIGN (Front panel)
 X POSN (Front panel)
 Y POSN (Front panel)
 PATT (A3R31)
 DGTL X GAIN (A5R81)
 DGTL X OFFSET (A5R92)
 DGTL Y OFFSET (A6R2)
 DGTL Y GAIN (A6R4)

The lines are generated from fixed values in memory that correspond to the top, bottom, left, and right graticule lines that are transmitted over the HP-IB to a plotter. The generated horizontal lines should coincide with the top and bottom graticule lines etched on the CRT. The two vertical lines should be spaced 10 divisions apart, but are often offset slightly from the side graticule lines because of CRT nonlinearities. (X POSN is adjusted so that the center tick mark lines up with the center vertical graticule line.)



Test Routine #4



Test Routine #5

Figure 5-5. Test Routines #4 and #5

Input Test Routine

Test routine #5 (Figure 5-5) is used for the following adjustments:

MAX OFF (A5R1)
 MIN OFF (A5R25)
 ADC OFF (A5R58)
 ADC GAIN (A5R71)
 SWP OFF (A5R50)
 SWP GAIN (A5R52)

ADJUSTMENTS

5-14. DIGITAL STORAGE TEST ROUTINES (Cont'd)

The trace data is acquired using an algorithm similar to that used for normal operation, except that absolute rather than incremented X positions are used. To avoid gaps in the trace, use sweep times of 100 ms per division or slower. When manual sweep mode is used, the trace may be updated in either direction. The PLOT TRACE push button can be pressed to switch between three ADC input signals: the maximum peak detector output, the minimum peak detector output, and the video signal from the spectrum analyzer plug-in. The following information is displayed:

X: Instantaneous value of X

Xmin: Minimum value of sweep, updated at retrace

Xmax: Maximum value of sweep, updated at retrace

Y: Instantaneous value of Y (the selected input)

Ymin: Minimum value of the selected input, updated at retrace

Ymax: Maximum value of the selected input, updated at retrace

The readings are used primarily to set the gain and offset adjustment of sweep (X) and video (Y), preceding the analog-to-digital conversion.

No gaps in the trace should be seen when a horizontal line is displayed in linear mode with sweep times of 100 ms per division and slower. If there are gaps, the digital-to-analog converter (DAC) used in the ADC circuit is the primary suspect.

Sweep Time Test

Test routine #6 measures the sweep time of the spectrum analyzer plug-in by measuring the time between retrace pulses. Momentarily pressing the PLOT TRACE push button clears the timing and triggers a new sweep. If the analog display mode is selected, an analog trace is displayed during each sweep, after which the display mainframe switches to the digital mode to display the measured sweep time.

Memory Test Routines

Test routines #7, #8, and #9 perform tests on the various memories that are accessed by the microprocessor. The memory is repeatedly tested as long as the instrument is in a given test routine. This provides a convenient means to troubleshoot intermittent memory problems.

For example, run the test unattended for an extended length of time, or try heating, cooling, or shaking the microprocessor board (Processor Assembly A7). If a failure occurs, the test stops, and failure indicators are displayed on the CRT. The indicators are a horizontal line at a given position on the CRT and repeated characters in the annotation area of the CRT. These indicators assist in narrowing the fault location to a defective IC. (See Memory Fault Location Indicators listed in Table 5-5 below.) If two indicators point to different faults, start with the primary indicator given in the table.

When the instrument is turned on, a power-on verification test is performed. This test runs each of the memory test routines once and takes about 5 seconds to complete. If the verification test fails, refer to Table 5-5 for an interpretation of the displayed failure indicators.

ADJUSTMENTS

5-14. DIGITAL STORAGE TEST ROUTINES (Cont'd)

System Memory Test. Select test routine #7 to test system memory. Any failure that affects the data bus also shows up as a failure in this test. Since the character memory area is located in the system memory, a pattern is seen moving through the annotation area of the CRT. Unlike the other test routines, the test routine label ("#7") is not displayed during test routine #7. If the test stops, refer to the Memory Fault Location Table for an interpretation of the displayed failure indicators.

Program Memory Test. Select test routine #8 to test program memory. No trace or character, except for '#8,' is displayed unless the test fails. Refer to the Memory Fault Location Table for an interpretation of displayed failure indicators.

Stroke Memory Test. Select test routine #9 to test stroke (trace) memory. A momentary display of '#9' is followed by an unfocused pattern moving through the entire CRT area. If the test fails, refer to the Memory Fault Location Table for an interpretation of displayed failure indicators. Each cycle through the test takes about 4 seconds.

Table 5-5. Memory Fault Location Indicators

Primary Indicator	Secondary Indicator	Circuit Under Test	Defective IC	Test Routine Number
Line at 0 dB	Letter A	System Memory	*	#7
Line at -5 dB	Letter B	System Memory	A7U6	#7
Line at -10 dB	Letter C	System Memory	A7U7	#7
Letter D	Line at -15 dB	Program ROM	A7U34	#8
Letter E	Line at -20 dB	Stroke Memory	A7U8	#9
Letter F	Line at -25 dB	Stroke Memory	A7U9	#9
Letter G	Line at -30 dB	Stroke Memory	A7U10	#9
Letter H	Line at -35 dB	Stroke Memory	A7U11	#9

*Any failure that affects both high and low nibbles of data on data bus can cause this failure.

HP-IB Test.

To check the HP-IB hardware, select test routine #A. In this routine, the HP-IB processor is set to a Talk-Only/Listen-Only mode, which allows it to handshake and talk to itself to perform a self-test. Additionally, the processor sends a binary count pattern out on the HP-IB connector and activates the HP-IB handshake lines. With an oscilloscope, you can quickly check these outputs for evidence of problems in the associated bus driver circuitry.

The test routine displays "#A" if the HP-IB hardware is working properly, and "FAILED" if it is not. Momentarily pressing the PLOT TRACE push button clears the "FAILED" display and restarts the test, each cycle of which takes about 0.1 second.

ADJUSTMENTS

5-15. DIGITAL STORAGE ADJUSTMENTS**REFERENCE:**

A5 and A6 Schematics. See Figure 5-11 at the back of this section for location of adjustments on assemblies A5 and A6.

NOTE

The analog deflection adjustments (paragraph 5-17) must be performed before the digital storage adjustments. Each of the digital storage adjustments must be performed in the order presented.

DESCRIPTION:

A description of all digital storage test routines is provided in paragraph 5-14, with instructions for entering and exiting the routines. For convenience, some descriptions are repeated here. The test setup for digital storage adjustments is shown in Figure 5-6.

The following adjustments are included under Digital Storage Adjustments:

Digital-to-Analog Output Adjustments

Stroke Generator Adjustments
Digital Gain and Offset Adjustments

Analog-to-Digital Input Adjustments

Peak Detector Droop Test
ADC, Peak Detector, and Sweep Adjustments

EQUIPMENT:

Required equipment is listed individually for each adjustment section.

PROCEDURE:

Remove top and bottom covers from HP 853A. Perform the following adjustment procedures and tests in the order they are presented.

Stroke Generator Adjustments**DESCRIPTION:**

Test routine #1 is used to adjust and verify correct operation of the stroke generator circuitry. The character display verifies operation of the character ROM and associated circuitry. The full ASCII character set is displayed.

The stairstep display verifies response of the output digital-to-analog converter (DAC) to changes in each of its 10 input bits. Eleven levels should be seen; these correspond to 512, 256, 128, 64, 32, 16, 8, 4, 2, 1, and 0. The

ADJUSTMENTS

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

transitions to the last two levels are difficult to see on the CRT trace. Note that the levels have been offset by 128 to position all of them within the graticule area for convenient viewing.




Figure 5-6. Stroke Generator Adjustments Test Setup

The square wave display (adjacent to the staircase) is used to adjust the stroke generator circuitry; there should be no more than a minimal overshoot or undershoot. Note that the overshoot or undershoot appears at the right-hand edge of the square wave rather than at the usual left-hand edge. This is because the CRT traces are written backward (going from right to left).

EQUIPMENT:

Oscilloscope	HP 1741A
10:1 Divider Probe	HP 10004D
Spectrum Analyzer plug-in	HP 8559A, 8558B, or 8557A

PROCEDURE:

1. Set controls as follows:

HP 853A and Spectrum Analyzer plug-in:

TRACE A	WRITE
TRACE B	STORE BLANK
DGTL AVG	OFF
INP - B→A	OFF
SCALE	Full counterclockwise
INTEN	Midrange
FREQ SPAN/DIV	0 MHz
RESOLUTION BW	3 MHz
INPUT ATTEN	10 dB
REFERENCE LEVEL	-10 dBm
Amplitude Scale	LIN
SWEEP TIME/DIV	AUTO
SWEEP TRIGGER	FREE RUN

ADJUSTMENTS

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

HP 1741A:

Channel A Volts/DIV 0.1V (1.0V/DIV on screen)
 TIME/DIV 0.5 msec

2. Simultaneously press PLOT GRAT and LINE push buttons to turn the instrument on and display test routine #0. Press PLOT GRAT again to select test routine #1.
3. Connect oscilloscope probe to A5TP3 STROKE LEN and probe ground to A5TP1 GND. Adjust TRIGGER control as necessary for a stable display on the oscilloscope CRT similar to that shown in Figure 5-7.
4. Adjust A5R99 Y FB potentiometer for a flat-topped stroke pattern (far right pattern on the HP 853A CRT). Corresponding V-pattern on oscilloscope CRT should also appear flat-topped after adjustment (see Figure 5-7).
5. Adjust A5R97 STRK GAIN potentiometer for a symmetrical V-pattern on oscilloscope CRT.




Figure 5-7. Stroke Generator Pattern

6. Repeat steps 4 and 5 until no further adjustment is necessary.
7. Disconnect oscilloscope from A5TP3.
8. Verify that all characters are clearly and correctly displayed on CRT.
9. Verify that there are 11 levels on the staircase displayed in test routine #1. (The last two transitions are difficult to discern.)
10. Observe stroke pattern on the HP 853A CRT. With INTEN control at midrange setting, adjust A5R104 INTEN EQ potentiometer for uniform intensity above and below inverted 'V'.

ADJUSTMENTS

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

Digital Gain and Offset Adjustments

DESCRIPTION:

The digital gain and offset adjustments are performed after the analog deflection adjustments. The digital gain and offset adjustments align the digital reference pattern of test routine #4 with the fixed CRT graticule lines. This establishes a digital X and Y coordinate for each point on the CRT, and ensures that CRT plots made via HP-IB correspond to the CRT display.

EQUIPMENT:

Spectrum Analyzer plug-in HP 8559A, 8558B, or 8557A

PROCEDURE:

- 1. Set controls as follows:

TRACE A WRITE
TRACE B STORE BLANK
DGTL AVG OFF
INPUT - B -> A OFF
SCALE Full counterclockwise
INTEN Midrange
SWEEP TIME/DIV AUTO
SWEEP TRIGGER FREE RUN

- 2. Simultaneously press PLOT GRAT and LINE switch to turn instrument on and display test routine #0. Press PLOT GRAT to select test routine #4.
3. Adjust A5R81 DGTL X GAIN and A5R92 DGTL X OFFSET so that two vertical lines of test pattern coincide with extreme left and right graticule lines on CRT. Exact coincidence should occur at center of both graticule lines. These two adjustments are interactive; repeat until best match is achieved.
4. Readjust A5R92 DGTL X OFFSET so that tick mark at center of display coincides with center graticule line.
5. Adjust A6R4 DGTL Y GAIN and A6R2 DGTL Y OFFSET so that two horizontal lines of test pattern coincide with top and bottom graticule lines on CRT. Exact coincidence should occur at center of both graticule lines. These two adjustments are interactive; repeat until best match is achieved.

Peak Detector Droop Test

DESCRIPTION:

Test routine #2 is used to measure the amount of hold-mode droop in the maximum peak detector circuit. The droop is the amount the voltage on the hold capacitor decreases over time because of leakage of the hold

ADJUSTMENTS

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

capacitor and of the components connected to this capacitor. The firmware implements a digital-storage oscilloscope mode. The sweep is triggered by a positive-going signal at the horizontal center of the screen. The sweep time per division is adjustable with the spectrum analyzer SWEEP TIME/DIV control. Note that only the right half of the screen is used for the test mode. Trace A displays the data acquired by the sample detector, while Trace B displays the data acquired by the maximum peak detector.

EQUIPMENT:

Spectrum Analyzer plug-in HP 8559A, 8558B, or 8557A

PROCEDURE:

1. Set controls as follows:

TRACE A	STORE BLANK
TRACE B	STORE BLANK
DGTL AVG	OFF
INPUT - B→A	OFF
SCALE	Full counterclockwise
INTEN	Midrange
FREQ SPAN/DIV	5 MHz
RESOLUTION BW	100 kHz
INPUT ATTEN	10 dB
Amplitude Scale	LIN
SWEEP TIME/DIV	0.1 mSEC
SWEEP TRIGGER	FREE RUN

2. Connect CAL OUTPUT signal to spectrum analyzer INPUT. Adjust REFERENCE LEVEL and TUNING controls to power level and frequency indicated on front panel next to CAL OUTPUT connector, placing signal peak at top graticule line in center of CRT.
3. Set TRACE A to WRITE, and set LINE switch OFF.
4. Jumper test point A5TP15 POS PEAK TEST to chassis ground. (See Figure 5-11 for location of A5TP15.)
5. Simultaneously press PLOT GRAT and LINE switch to turn instrument on and display test routine #0. Press PLOT GRAT two more times to select test routine #2.
6. Set spectrum analyzer SWEEP TIME/DIV to 0.5 sec. and observe droop waveform on right side of CRT. Decay of signal level from top screen should be less than 8 vertical divisions (full screen) within two horizontal divisions (1 sec.).
7. Remove jumper from A5TP15.

ADC, Peak Detector, and Sweep Adjustments

DESCRIPTION:

Offset adjustments for the maximum and minimum peak detector circuitry are provided to minimize differences between the peak detector output levels and a fixed video input level.

ADJUSTMENTS

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

The offset and gain of the ADC are adjusted for accurate digitizing of the video input signal from the spectrum analyzer plug-in. Y values of 48 and 848 correspond to the bottom and top CRT graticule lines respectively.

The horizontal sweep ramp from the spectrum analyzer plug-in is scaled and shifted by the sweep offset and gain adjustments. This sweep ramp is digitized to determine the horizontal calibration of the digitized video data. X values of 16 and 496 correspond to the leftmost and rightmost CRT graticule lines respectively (i.e., the beginning and end of the sweep ramp).

EQUIPMENT:

Digital Voltmeter HP 3-55A
Spectrum Analyzer plug-in HP 8559A, 8558B, or 8557A




Figure 5-8. ADC, Peak Detector and Sweep Adjustments Test Setup

PROCEDURE:

Peak Detector Offsets

1. Set controls as follows:

TRACE A	WRITE
TRACE B	WRITE
DGTL AVG	OFF
INPUT - B→A	OFF
SCALE	Full counterclockwise
INTEN	Midrange
TUNING	>30 MHz
FREQ SPAN/DIV	0 MHz
RESOLUTION BW	3 MHz
INPUT ATTEN	10 dB
REFERENCE LEVEL	- 10 dBm
Amplitude Scale	LIN
SWEEP TIME/DIV	MAN
SWEEP TRIGGER	FREE RUN
VIDEO FILTER	MAX (detent)
MANUAL SWEEP	Midrange

ADJUSTMENTS

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

NOTE

Tolerance for all adjustments is ± 1 count.

2. Simultaneously press PLOT GRAT and LINE switch to turn instrument on and display test routine #0.
3. Press PLOT GRAT to select test routine #5. Note that pressing PLOT TRACE selects the video input signal, the output of the maximum peak detector circuit, or the output of the minimum peak detector circuit as the input to the ADC. Select VIDEO INPUT.
4. Connect CAL OUTPUT signal to spectrum analyzer INPUT. Adjust REFERENCE LEVEL and TUNING controls to power level and frequency indicated on front panel next to CAL OUTPUT connector.
5. Adjust spectrum analyzer TUNING control for a maximum value of Y displayed on the display mainframe CRT (i.e., tune to peak of CAL OUTPUT signal).
6. Adjust spectrum analyzer REFERENCE LEVEL control for $Y = 448$ on the CRT.
7. Press PLOT TRACE to select MAX PEAK DET as the ADC input.
8. Adjust MAX OFF potentiometer A5R1 for $Y = 448$ on the CRT.
9. Press PLOT TRACE to select MIN PEAK DET as the ADC input.
10. Adjust MIN OFF potentiometer A5R25 for $Y = 448$ on the CRT.
11. Press PLOT TRACE to select VIDEO INPUT. Repeat steps 5-11 at least once until no further adjustment is necessary.

ADC Offset and Gain

NOTE

This adjustment directly affects relative vertical trace positioning between ANALOG DISPLAY and DIGITAL DISPLAY modes.

12. Disconnect CAL OUTPUT signal from spectrum analyzer INPUT. Set INTEN control full counterclockwise.
13. Select ANALOG DISPLAY mode by setting TRACE A and TRACE B to STORE BLANK. Increase INTEN control setting until dot is visible on CRT.
14. Adjust spectrum analyzer VERTICAL POSN and MANUAL SWEEP controls to place dot precisely on center of bottom CRT graticule line.

ADJUSTMENTS

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

15. Set TRACE A to WRITE and increase INTEN control setting as necessary to display test routine #5. Adjust ADC OFF potentiometer A5R58 for Y = 048 on the CRT.
16. Set INTEN control full counterclockwise.
17. Set TRACE A to STORE BLANK to select ANALOG DISPLAY mode. Increase INTEN control setting until dot is visible on CRT.
18. Connect CAL OUTPUT signal to spectrum analyzer INPUT. Adjust spectrum analyzer TUNING control to place dot as close as possible to top of CRT (i.e., tune to peak of CAL OUTPUT signal).
19. Adjust spectrum analyzer REFERENCE LEVEL control to place dot precisely on top CRT graticule line.
20. Set TRACE A to WRITE and increase INTEN control setting as necessary to display test routine #5. Adjust ADC GAIN potentiometer A5R71 for Y = 848 on the CRT.
21. Repeat steps 12 - 20 at least once until no further adjustment is necessary.

Sweep Offset and Gain

NOTE

This adjustment directly affects relative horizontal trace positioning between ANALOG DISPLAY and DIGITAL DISPLAY modes.

22. Connect digital voltmeter to A9TP5, as shown in Figure 5-8.
23. Adjust spectrum analyzer MANUAL SWEEP control for -5.00 ± 0.01 Vdc at A9TP5.
24. Adjust SWP OFF (sweep offset) potentiometer A5R50 for X = 016 on the CRT.
25. Adjust spectrum analyzer MANUAL SWEEP control for $+5.00 \pm 0.01$ Vdc at A9TP5.
26. Adjust SWP GAIN potentiometer A5R52 for X = 496 on the CRT.
27. Repeat steps 22 - 26 at least once until no further adjustment is necessary.

ADJUSTMENTS

5-16. Z AXIS ADJUSTMENTS

REFERENCE:

A3, A4, and A6 Schematics. See Figure 5-11 at the back of this section for locations of adjustments on assemblies A5 and A6.

DESCRIPTION:

Internal test routines of the display mainframe are used to adjust its astigmatism, dynamic focus, trace alignment, and frequency response.




Figure 5-9. Z Axis Adjustment Test Setup

EQUIPMENT:

Spectrum Analyzer plug-in HP 8559A, 8558B, or 8557A
 Digital Voltmeter HP 3455A

PROCEDURE:

WARNING

To minimize shock hazard, use a non-metallic adjustment tool for adjustments on XYZ Amplifier Assembly A6.

Focus Limit, Astigmatism, and Dynamic Focus

1. Set LINE switch OFF, disconnect power cord and remove HP 853A top cover.
2. Reconnect power cord and install spectrum analyzer plug-in.
3. Set display mainframe controls as follows:

TRACE A	WRITE
TRACE B	STORE VIEW
DGTL AVG	OFF
INPUT - B→A	OFF
SCALE	Full counterclockwise
INTEN	Midrange

4. Center FOCUS screwdriver adjustment on front panel.
5. Simultaneously press PLOT GRAT and LINE switch to turn instrument ON and display test routine #0. (Test routine number is displayed on left side of CRT.)

ADJUSTMENTS

5-16. Z AXIS ADJUSTMENTS (Cont'd)

6. Press PLOT GRAT until test routine #3 is selected. (See Figure 5-4.) This routine displays, in CRT annotation, two rows of X's that are formed by a dot matrix. Press PLOT TRACE to vary the position of the two rows.
7. Set front-panel INTEN control fully clockwise. Adjust A3R30 ASTIG and A4R29 FOCUS LIMIT for sharpest dots at center of displayed annotation.
8. Decrease front-panel INTEN control until characters are dim but visible. Adjust A6R135 DYN FOCUS for sharpest dots displayed throughout displayed annotation.
9. Return front-panel INTEN control to midrange setting.

Pattern and Trace Align

10. Press PLOT GRAT to select test routine #4. Observe horizontal and vertical lines that trace perimeter of CRT display.
11. Adjust front panel TRACE ALIGN screwdriver adjustment to align both horizontal lines for best match to graticule perimeter.
12. Adjust A3R31 PATTERN potentiometer so that both horizontal and vertical traces have minimal curvature.
13. Repeat steps 6 through 12 at least once until no further adjustment is necessary.

Z Axis Frequency Response

14. Decrease display intensity with front-panel INTEN control until characters on CRT are dim but visible. Then adjust HF TRIM capacitor A6C61 and HF GAIN potentiometer A6R51 for the best uniformity of character intensity.
15. Set the front-panel INTEN control fully counterclockwise.

Minimum Intensity and Intensity Gain

16. Set controls as follows:

TRACE A	STORE BLANK
TRACE B	STORE BLANK
DGTL AVG	OFF
INP - B→A	OFF
SCALE	Full counterclockwise
INTEN	Full counterclockwise
FREQ SPAN/DIV	0 MHz
RESOLUTION BW	3 MHz
INPUT ATTEN	10 dB
REFERENCE LEVEL	-10 dBm
Amplitude Scale	LIN
SWEEP TRIGGER	FREE RUN
VIDEO FILTER	MAX (detent)

ADJUSTMENTS

5-16. Z AXIS ADJUSTMENTS (Cont'd)

17. If spectrum analyzer plug-in is an HP 8559A, set SWEEP TIME/DIV to 2 μ SEC and adjust A6R153 MIN INTEN potentiometer clockwise until trace disappears; then adjust counterclockwise until trace is barely visible.

If spectrum analyzer plug-in is an HP 8558B or 8557A, set SWEEP TIME/DIV to 0.1 μ SEC and adjust A6R153 MIN INTEN potentiometer clockwise until trace disappears; then adjust counterclockwise slightly past the point where the trace becomes visible.

18. Set SWEEP TIME/DIV to MAN. Turn MANUAL SWEEP control fully counterclockwise until dot is off screen.
19. Connect voltmeter to A6TP2 CONT GATE OUT. Gradually increase INTEN control to fully clockwise position. Voltage should not exceed +70V. Adjust A6R124 INTEN GAIN for a voltmeter reading of $+70.0 \pm 0.2V$.

NOTE

A16R153 MIN INTEN and A4R18 INT LIM affect the adjustment range of A6R124 INTEN GAIN. If A6R124 INTEN GAIN has insufficient adjustment range, repeat steps 15 - 19 to readjust A6R153 MIN INTEN. If A6R124 INTEN GAIN still lacks adequate adjustment range, perform High Voltage Power Supply Adjustment (paragraph 5-13) to adjust A4R18 INT LIM.

20. Disconnect voltmeter from A6TP2. Adjust INTEN and SCALE controls to midrange.
21. Set LINE switch off, disconnect power cord, and replace HP 853A top cover.

ADJUSTMENTS

5-17. ANALOG DEFLECTION ADJUSTMENTS

REFERENCE:

A2 and A6 Schematics. See Figure 5-11 at the back of the section for locations of adjustments on assemblies A5 and A6.

DESCRIPTION:

With the HP 853A Display mainframe set for operation in the Analog Display mode, all digital circuitry is bypassed for a conventional analog display. The horizontal deflection circuitry is adjusted to ensure a centered 10-division CRT trace when a -5 to $+5$ volts horizontal sweep ramp is supplied by the spectrum analyzer plug-in. The vertical deflection circuitry is adjusted to ensure that video signals of 400, 800, and 0 millivolts place the CRT trace at the center, top, and bottom graticule lines respectively (i.e., a vertical deflection factor of 100 mV/division).




Figure 5-10. Analog Deflection Adjustments Test Setup

EQUIPMENT:

Digital Voltmeter	HP 3455A
Spectrum Analyzer plug-in	HP 8559A, 8558B, or 8557A

WARNING

To minimize shock hazard, use a non-metallic screwdriver for adjustments on XYZ Amplifier Assembly A6.

PROCEDURE:

1. Set LINE switch OFF, disconnect power cord and remove HP 853A top and bottom covers.

ADJUSTMENTS

5-17. ANALOG DEFLECTION ADJUSTMENTS (Cont'd)

2. Reconnect power cord, set LINE switch ON, and connect equipment as shown in Figure 5-10. Set controls as follows:

TRACE A	STORE BLANK
TRACE B	STORE BLANK
DGTL AVG	OFF
INPUT - B → A	OFF
SCALE	Full counterclockwise
INTEN	Midrange
TUNING	>30 MHz
FREQ SPAN/DIV	0 MHz
RESOLUTION BW	3 MHz
INPUT ATTEN	10 dB
REFERENCE LEVEL	-10 dBm
Amplitude Scale	LIN
SWEEP TIME/DIV	MAN
VIDEO FILTER	MAX (detent)

Horizontal Gain Adjustment

- Adjust spectrum analyzer VERTICAL POSN screwdriver adjustment to position CRT dot approximately two divisions above bottom horizontal graticule line.
- Adjust spectrum analyzer MANUAL SWEEP control for 0.00 ± 0.01 Vdc at A9TP5.
- Adjust front-panel X POSN screwdriver adjustment to position CRT dot on center vertical graticule line.

NOTE

If the X POSN adjustment lacks adequate range or requires centering, change the values of factory-selected resistors A6R34* and A6R41* using Table 5-6.

Table 5-6. X POSN Factory-Selected Resistor Values

Desired Shift in Divisions	A6R34*	A6R41*
1 Right	10K	19.6K
½ Right	9.09K	16.2K
(Nominally Centered)	9.09K	17.8K
½ Left	9.09K	19.6K
1 Left	8.25K	19.6K

- Adjust MANUAL SWEEP control for -5.00 ± 0.01 Vdc at A9TP5.
- Adjust A6R20 X GAIN potentiometer to position CRT dot on leftmost vertical graticule line.

ADJUSTMENTS

5-17. ANALOG DEFLECTION ADJUSTMENTS (Cont'd)

NOTE

If A6R20 X GAIN lacks adequate adjustment range, change the value of factory-selected resistor A6R50*. Increase the value of the resistor if the gain is too high (CRT dot too far to the left); decrease the value of the resistor if the gain is too low.

8. Adjust MANUAL SWEEP control for $+5.00 \pm 0.01$ Vdc at A9TP5. CRT dot should be on rightmost vertical graticule line.
9. Repeat steps 4 - 8 until no further adjustment is necessary.

Vertical Gain Adjustment

10. Connect digital voltmeter to A9TP4. Adjust MANUAL SWEEP control to position CRT dot on center graticule line.
11. Adjust spectrum analyzer VERTICAL POSN screwdriver adjustment for a DVM reading of 0.00 ± 0.01 Vdc at A9TP4.
12. Connect CAL OUTPUT signal to spectrum analyzer INPUT. Adjust REFERENCE LEVEL and TUNING controls to power level and frequency indicated on front panel next to CAL OUTPUT connector.
13. Adjust spectrum analyzer TUNING control for maximum voltage at A9TP4 (still tuned to CAL OUTPUT signal). Adjust REFERENCE LEVEL control for 0.40 ± 0.01 Vdc at A9TP4.
14. Adjust front-panel Y POSN screwdriver adjustment to position CRT dot on center horizontal graticule line.

NOTE

If the Y POSN adjustment lacks adequate range or requires centering, change the values of factory-selected resistors A6R19* and A6R21* using Table 5-7.

Table 5-7. Y POSN Factory-Selected Resistor Values

Desired Shift in Divisions	A6R19*	A6R21*
1 Up	13.3K	9.09K
½ Up	16.2K	10K
(Nominally Centered)	17.8K	10K
½ Down	17.8K	9.09K
1 Down	16.2K	8.25K

ADJUSTMENTS

5-17. ANALOG DEFLECTION ADJUSTMENTS (Cont'd)

15. Adjust spectrum analyzer TUNING for maximum voltage at A9TP4. Adjust REFERENCE LEVEL control for 0.80 ± 0.01 Vdc at A9TP4.
16. Adjust A6R30 Y GAIN potentiometer to position CRT dot on topmost horizontal graticule line.

NOTE

If A6R30 Y GAIN lacks adequate adjustment range, change the value of factory-selected resistor A6R29*. Increase the value of the resistor if the gain is too high (CRT dot above topmost graticule line); decrease the value of the resistor if the gain is too low.

17. Disconnect CAL OUTPUT signal from spectrum analyzer INPUT and adjust VERTICAL POSN screw-driver adjustment for 0.00 ± 0.01 Vdc at A9TP4. CRT dot should be on bottom horizontal graticule line.
18. Repeat steps 12 - 17 until no further adjustment is necessary.
19. When adjustment is complete, set LINE switch OFF, disconnect power cord, and install HP 853A top and bottom covers.

NOTE

To ensure that CRT plots made via HP-IB correspond to the CRT display, the digital storage adjustments (paragraph 5-15) should be performed after the analog deflection adjustments.




Figure 5-11. Data Converter Assembly A5 and XYZ Amplifier Assembly A6
Adjustments and Test Points Locations

PARTS LIST

SECTION VI REPLACEABLE PARTS

6-1. INTRODUCTION

6-2. This section contains information for ordering replacement parts. Table 6-1 includes a list of reference designations and a list of abbreviations used in the parts list. Table 6-2 lists names and addresses that correspond to the manufacturer code numbers in the parts list. Table 6-3 lists all replaceable electrical parts in alpha-numerical order by reference designation. Table 6-3 also lists replaceable mechanical parts that are related to the board assemblies. All other replaceable mechanical parts are shown in Figures 6-1 through 6-7.

6-3. REPLACEABLE PARTS LIST

6-4. Table 6-3, the list of replaceable parts, is organized as follows:

1. Electrical assemblies and their components in alpha-numerical order by reference designation
2. Miscellaneous parts, with appropriate electrical assembly
3. Chassis-mounted electrical parts, in alpha-numerical order by reference designation
4. Mechanical chassis parts, at end of parts list

6-5. The following information is listed for each part:

1. The Hewlett-Packard part number
2. The part number check digit (CD)
3. The total quantity (Qty) in the instrument. This quantity is given only once, at the first appearance of the part in the list.
4. The description of the part
5. A five-digit code indicating a typical manufacturer of the part
6. The manufacturer's part number

6-6. ORDERING INFORMATION

6-7. To order a part listed in the replaceable parts table, quote the Hewlett-Packard part number (with check digit), indicate the quantity required, and address the order to the nearest Hewlett-Packard office. The check digit will ensure accurate and timely processing of your order.

6-8. To order a part that is not listed in the replaceable parts table, include the instrument model number, instrument serial number, the description and function of the part, and number of parts required. Address the order to the nearest Hewlett-Packard office.

Table 6-1. Reference Designations and Abbreviations (1 of 3)

REFERENCE DESIGNATIONS

A	Assembly	F	Fuse	RT	Thermistor
AT	Attenuator, Isolator, Limiter, Termination	FL	Filter	S	Switch
B	Fan, Motor	H	Hardware	T	Transformer
BT	Battery	HY	Circular	TB	Terminal Board
C	Capacitor	JY	Electrical Connector (Stationary Portion), Jack	TC	Thermocouple
CP	Coupler	K	Relay	TP	Test Point
CR	Diode, Diode Thyristor, Step Recovery Diode (SCR), Varactor	L	Coil, Inductor	U	Integrated Circuit, Microcircuit
DC	Directional Coupler	M	Meter	V	Electron Tube
DL	Delay Line	MP	Miscellaneous Mechanical Part	VR	Breakdown Diode (Zener), Voltage Regulator
DS	Annunciator, Lamp, Light Emitting Diode (LED), Signalling Device (Audible or Visible)	P	Electrical Connector (Movable Portion), Plug	W	Cable, Transmission Path, Wire
E	Miscellaneous Electrical Part	Q	Silicon Controlled Rectifier (SCR), Transistor, Triode Thyristor	X	Socket
		R	Resistor	Y	Crystal Unit (Piezoelectric, Quartz)
				Z	Tuned Circuit, Tuned Circuit

ABBREVIATIONS

A	D	G
A	D	GEN
Across Flats, Acrylic, Air (Dry Method), Ampere	Deep, Depletion, Depth, Diameter, Direct Current	General, Generator
ADJ	DA	GND
Adjust, Adjustment	DAP-GL	Ground
ANSI	Dialy Phenylate Glass	GP
American National Standards Institute (formerly USASI-ASA)	DBL	General Purpose, Group
ASSY	DDDR	H
Assembly	DEG	H
AWG	Degree	Henry, Hermaphrodite, High, Hole Diameter, Hole, Hub Inside Diameter, Hydrogen
Amerlenn Wire Gauge	D-HOLE	HDW
	D-Shaped Hole	Hardware
B	DIA	HEX
B	Diameter	Hexadecimal, Hexagon, Hexagonal
BCD	DIP	HLC
Binary Coded Decimal	DIP-5LDR	Helical
BD	Dip Solder	HP
Board, Bundle	D-MODE	Hewlett-Packard Company, High Pass, Horsepower
BE-CU	Depletion Mode	I
Beryllium Copper	DP	IC
BNC	Deep, Depth, Diametric Plosh, Dip	Collector Current, Integrated Circuit
Type of Connector	DP3TMINTR	ID
BR	Double Pole Three Throw, Minute	Identification, Inside Diameter
Brazing, Boring	DPDTMINTR	IF
BRB	Double Pole Double Throw, Miniature	Forward Current, Intermediate Frequency
Brass	DWL	IN
BSC	Dowel	Inch, Inch in INCL
Basic	E	Including
BTN	E-Ring	INT
Buttfin	EXT	Integral, Intensity, Internal
C	External, Extinguish	INFL
C	F	Internal, International
Capacitance, Capacitor, Center Tapped, Centistoke, Cermet, Circular Mil Foot, Closed Cup, Cold, Compression	F	J
CCC	Fahrenheit, Farad, Female, Film (Resistor), Flxed, Flange, Flint, Fluorine, Frequency	J-FET
Carbon Composition Plastic	FC	Junction Field Effect Transistor
CD	Carbon Film / Composition, Edge of Cutoff Frequency, Face	JFET
Cadmium, Card, Cold-Drawn, Cord	FDTHRU	Junction Field Effect Transistor
CER	Feed Through	K
Ceramic	FEM	K
CHAM	Female	Kelvin, Key, Kilo, Potassium
Chamber	FIL-HD	Knurled
CHAR	Fillister Head	KVDC
Characteristic, Charcoal	FL	Kilovolt Direct Current
CMOS	FLAT-PT	
Complementary Metal Oxide Semiconductor	FR	
CNDCT	Front	
Conducting, Conductive, Conductivity, Conductor	FREQ	
CONF	Frequency	
Contact, Continuous, Control, Controller	FT	
CONV	Current Gain Bandwidth Product (Transition Frequency); Feet, Fan	
Converter	FXD	
CPRSN	Fixed	
Compression		
CUP-PT		
Cup Point		
CW		
Clockwise, Continuous Wave		

Table 6-1. Reference Designations and Abbreviations (2 of 3)

L	PAN-HD	Pan Head	T	T	Tab Width, Taper, Teeth, Temperature, Tera, Tesla, Thermoplastic (Insulation), Thickness, Time, Tined, Tooth, Turns Ratio, Typical
LED	PAR	Parallel, Parity	TC	TA	Ambient Temperature, Tantalum
LG	PB	Lead (Metal), Push Button	TR-HD	TC	Thermoplastic Thread, Threaded
LN	PC	Picocoulomb, Piece, Printed Circuit	THK	TO	Thick Package Type Designation, Troy Ounce
LK	PCB	Printed Circuit Board	TPC	TR-HD	Tapping Truss Head
LKG	P-CHAN	P-Channel	TRM	TRN	Turn, Turns
LDGO	PD	Pad, Palladium, Pitch Diameter, Power Dissipation	TRSN	TRSN	Torsion
LUM	PF	Picofarad; Pipe, Female Connection; Power Factor	U		
M	PKG	Package	UCD		Microcircuit
MI	PLSTC	Plastic	UF		Microfarad
Milli, Mode, Momentary, Mounting Hole Centers, Mounting Hole Diameter	PNL	Panel	UH		Microhenry
MA	PNP	Positive Negative Positive (Transistor)	UL		Microroller, Underwriters' Laboratories, Inc.
MACH	PNLYC	Polycarbonate	UNHND		Unhardened
MAX	POLYE	Polyester	V		
MC	POT	Potentiometer	V		Vinadium, Variable, Volt, Volt, Voltage
MC	POZL	Positively Recess Precise	VAC		Vacuum; Volts, Alternating and Direct Current
Composition, Megacycle, Microcircuit, Molded Carbon Composition	PRP	Purple, Purpose	VAC/DC		Volts, Alternating and Direct Current
MET	PSTN	Piston	VAR		Variable Volts, Direct Current
Metallized, Metallurgical	PT	Pt, Pt, Platinum	VDC		Volts, Direct Current
MHZ	PW	Pulse, Pulse Time	W		
Megahertz		Power Wirewound, Pulse Width	W		Watt, Wattage, White, Wide, Width, Wire
MIL	Q		W/CP		Wire / Conductive Plastic
MIL	Q	Figure of Merit	W/SW		With Switch
Mold, Molded			WW		Wire Wound
MIM	R		X		
Magnetized Material (Restricted Articles Code); Millimeter	R	Range, Red, Resistance, Resistor, Right, Ring, Rins, Rubber-Resin, Run Torque	X		By (Used With Dimensions), Reactance
MOM	REF	Reference	NSTR		Transistor
Momentary	RES	Research, Resistance, Resistor	Y		
MOUNT	RF	Radio Frequency	YIG		Yttrium-Iron Garnet
MTL	RGD	Rigid	Z		
Metallic	RND	Round	ZNR		Zener
MUW	RR	Retur			
Muscle Wire	RVT	Rivet, Riveted			
Milliwatt	S				
N	SAWR	Surface Acoustic Wave Resonator			
N	SEG	Segment			
Fin Out, Intrinsic Stand Off Ratio, Nano, Nanosecond, Nitrogen, None	SGL	Single			
N-CHAN	SI	Silicon, Square Inch			
N-Channel	SL	Slide, Slow			
NH	SLT	Slate, Slot, Slotted			
Nanohenry	SMA	Subminiature, A Type (Threaded Connector)			
NM	SMC	Subminiature, C Type (Threaded Connector)			
Nanometer, Nonmetallic	SPCG	Spacing			
NO	SPDTSUBMIN	Single Pole Double Throw, Subminiature			
Normally Open, Number	SPST	Single Pole Single Throw			
NOM	SQ	Square			
NumInch	SST	Stainless Steel			
NPN	STL	Steel			
Negative Positive Negative (Transistor)	SZ	Size			
NS					
Nanosecond, Non-Shorting, Noise					
NUM					
Numeric, Numerical					
NYL					
Nylon (Polyamide)					
O					
OA					
Other Restricted Articles, Group A (Restricted Articles Code); Over-All					
OD					
Olive Drab, Outside Diameter					
OP AMP					
Operational Amplifier					
OPT					
Optical, Option, Optional					
P					
PA					
Picampere, Power Amplifier, Pressure Angle, Praseodymium					

Table 6-1. Reference Designations and Abbreviations (3 of 3)

MULTIPLIERS		
Abbreviation	Prefix	Multiple
T	tera	10 ¹²
G	giga	10 ⁹
M	mega	10 ⁶
k	kilo	10 ³
da	deka	10
d	deci	10 ⁻¹
c	centi	10 ⁻²
m	milli	10 ⁻³
μ	micro	10 ⁻⁶
n	nano	10 ⁻⁹
p	pico	10 ⁻¹²
f	femto	10 ⁻¹⁵
a	atto	10 ⁻¹⁸

Table 6-2. Manufacturers Code List

Mfr. No.	Manufacturer Name	Address	Zip Code
00000	ANY SATISFACTORY SUPPLIER		
00471	DOW-KEY CO INC	BROOMFIELD, WY	80020
01121	ALLEN-BRADLEY CO	MILWAUKEE, WI	53204
01295	TEXAS INSTR INC SEMICOND CMPNT DIV	DALLAS, TX	75222
01542	HP DIV OI OPTOELECTRONICS	PALO ALTO, CA	94304
01613	GE CO SILICONE PRODUCTS BUS DEPT	WATERFORD, NY	12188
01808	SMALL PARTS INC	COSTA MESA, CA	92626
02111	SPECTROL ELECTRONICS CORP	CITY OF IND, CA	91745
02114	FERROXCUBE CORP	SAUGERTIES, NY	12477
02145	RAYCHEM CORP	MENLO PARK, CA	94025
02201	RICHCO PLASTIC INC	CHICAGO, IL	60646
02923	CHOMERICS INC	WOBURN, MA	01801
03480	HEYMAN MFG CO	KENTWORTH, NJ	07033
04225	THOMAS AND BETTS CO INC	ELIZABETH, NJ	
04480	BUSSMAN MFG DIV OF McGRAW-EDISON CO	EARTH CITY, MO	63178
04495	COMMERCIAL PLASTICS CO	MUNDELEIN, IL	60060
04604	FEDERAL SCREW PRODUCTS CO	CHICAGO, IL	60618
04713	MOTOROLA SEMICONDUCTOR PRODUCTS	SANTA CLARA, CA	95050
04748	FEDERAL MOGUL CORP RBR AND PLASTIC GROUP	DETROIT, MICH	48235
04805	ILLINOIS TOOL WORKS INC SHAKEPROOF	ELGIN, IL	60120
04828	TINNERMAN PRODUCTS INC	CLEVELAND, OH	
05347	UNITED MINERAL AND CHEMICAL CORP	NEW YORK, NY	10013
05665	PRECISION MONOLITHICS INC	PHOENIX, AZ	85008
07263	FAIRCHILD SEMICONDUCTOR DIV	MOUNTAIN VIEW, CA	94042
08666	PANEL COMPONENTS CORPORATION	SANTA ROSA, CA	95401
17856	SILICONIX INC	SANTA CLARA, CA	95054
18324	SIGNETICS CORP	SUNNYVALE, CA	94036
19701	MEPCO/ELECTRA CORP	MINERAL WELLS, TX	76067
24046	TRANSITRON ELECTRONIC CORP	WAKEFIELD, MA	01880
24355	ANALOG DEVICES INC	NORWOOD, MA	02063
24546	CORNING GLASS WORKS (BRADFORD)	BRADFORD, PA	16701
27014	NATIONAL SEMICONDUCTOR CORP	SANTA CLARA, CA	95051
28480	HEWLETT-PACKARD CO CORPORATE HQ	PALO ALTO, CA	94304
29832	TELEDYNE PHILBRICK NEXUS	DEDHAM, MA	02026
31585	RCA CORP SOLID STATE DIV	SOMERVILLE, NJ	
30161	AAVID ENGINEERING INC	LACONIA, NH	03246
34335	ADVANCED MICRO DEVICES INC	SUNNYVALE, CA	94086
34649	INTEL CORP	MOUNTAIN VIEW, CA	95051
51642	CENTRE ENGINEERING INC	STATE COLLEGE, PA	16801
52063	EXAR INTEGRATED SYSTEMS INC	SUNNYVALE, CA	94086
52763	STETTNER-TRUSH INC	CAZENOVIA, NY	13035
56289	SPRAGUE ELECTRIC CO	NORTH ADAMS, MA	01247
72136	ELECTRO MOTIVE CORP	FLORENCE, SC	06226
75915	LITTELFUSE INC	DES PLAINES, IL	60016
84411	TRW CAPACITOR DIV	OGALLALA, NE	69153

Table 6-3. Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A1A1	00653-60001	4	1	DISPLAY CONTROL ASSEMBLY	20480	00653-60001
A1A1001	1990-0407	7	8	LED-LAMP LUM-INTEGRATED 1F-20MA-HAZ RVP-50	20480	10800407
A1A1J1	1251-6661	7	1	CONNECTOR 20-PIN H POST TYPE	20480	1251-6661
A1A1R1	2100-3631	5	2	RECEPTOR-VAR CONTROL CP 100 10X LTH	20480	2100-3631
A1A1R2	2100-6631	5	2	RECEPTOR-VAR CONTROL CP 100 10X LTH	20480	2100-6631
A1A1R4	0670-3445	2	3	RECEPTOR 340 12 125M F TC-0-100	2454A	06-1/0-TE-3400-F
A1A1B1	3101-2105	5	2	SWITCH-PD 4-POSITION 10MM C-C SPACING	20480	3101-2105
A1A1B2	3101-2185	5	2	SWITCH-PD 4-POSITION 10MM C-C SPACING	20480	3101-2185
A1A1G3	3101-2124	2	2	SWITCH-PD DPDT ALING 20A 115VAC	20480	3101-2124
A1A1G4	3101-2124	2	2	SWITCH-PD DPDT ALING 20A 115VAC	20480	3101-2124
A1A1G5	3101-2109	4	2	SWITCH-PD DPDT MOM 125A 115VAC	20480	3101-2109
A1A1G6	3101-2189	9	2	SWITCH-PD DPDT MOM 125A 115VAC	20480	3101-2189
A2	00053-60002	1	1	DISPLAY ADJUST ASSEMBLY	20480	00053-60002
A2E1	0360-1700	7	2	CONNECTOR-DEL COUNT PIM .045-IN-ROD-DV 80	20480	0360-1700
A2E2	0360-1700	7	2	CONNECTOR-DEL COUNT PIM .045-IN-ROD-DV 80	20480	0360-1700
A2W1	2310-1512	7	1	PIZANOFF- 9MM. M3.0	20480	0300-1512
A2R1	2100-4010	1	1	RESISTOR-VAR 1 MEGOHM 10X 17	20480	2100-4010
A2R2	2100-4010	4	2	RESISTOR-VAR 5K OHM 10X 17	20480	2100-4010
A2R3	2100-4010	1	1	RESISTOR-VAR 2.5 K OHM 10X 17	20480	2100-4010
A2R4	2100-4010	1	1	RESISTOR-VAR 5K OHM 10X 17	20480	2100-4010
A3	00053-60003	1	1	DISPLAY POWER SUPPLY ASSEMBLY	20480	00053-60003
A3C1	0160-3460	8	1	CAPACITOR-FXD 1000PF +-10% 1KVDC CER	20480	0160-3460
A3C2	0160-3464	4	1	CAPACITOR-FXD 2200PF +-10% 1KVDC CER	20480	0160-3464
A3C3	0100-0114	1	21	CAPACITOR-FXD 6.8UF +-1% 35VDC TA	20480	1000-009335002
A3C4	0100-0291	1	24	CAPACITOR-FXD 1UF +-1% 35VDC TA	20480	1000-009335002
A3C5	0160-4004	8	17	CAPACITOR-FXD 1UF +-2% 50VDC TA	20480	0160-4004
A3C6	0100-0291	3	1	CAPACITOR-FXD 1UF +-1% 35VDC TA	20480	1000-009335002
A3C7	0100-0116	1	1	CAPACITOR-FXD 6.8UF +-1% 35VDC TA	20480	1000-009335002
A3C8	0100-0291	3	1	CAPACITOR-FXD 1UF +-1% 35VDC TA	20480	1000-009335002
A3C9	0160-4004	8	1	CAPACITOR-FXD 1UF +-2% 50VDC CER	20480	0160-4004
A3C10	0160-4004	8	1	CAPACITOR-FXD 1UF +-2% 50VDC CER	20480	0160-4004
A3C11	0100-0291	3	1	CAPACITOR-FXD 1UF +-1% 35VDC TA	20480	1000-009335002
A3C12	0100-0112	1	1	CAPACITOR-FXD 6.8UF +-1% 35VDC TA	20480	0100-0112
A3C13	0160-5214	1	1	CAPACITOR-FXD 1UF +-2% 50VDC CER	20480	0160-5214
A3C14	0100-0116	1	1	CAPACITOR-FXD 6.8UF +-1% 35VDC TA	20480	1000-009335002
A3C15	0160-4002	1	5	CAPACITOR-FXD .022UF +-10% 100VDC CER	20480	0160-4002
A3C16	0160-3100	9	6	CAPACITOR-FXD .022UF +-10% 100VDC CER	20480	0160-3100
A3C17	0160-3100	9	9	CAPACITOR-FXD .01UF +-10% 50VDC CER	20480	0160-3100
A3C18	0160-4004	8	1	CAPACITOR-FXD 1UF +-2% 50VDC CER	20480	0160-4004
A3C19	0160-4004	8	1	CAPACITOR-FXD 1UF +-2% 50VDC CER	20480	0160-4004
A3C21	1901-0743	1	37	DIPSP-SWITCHING DBV 200MA 2MR DR-35	20480	1901-0743
A3C22	1901-0743	1	28	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C23	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C24	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C25	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C26	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C27	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C28	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C29	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C30	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C31	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C32	1901-0743	1	4	DIPSP-PWR RECT 100V 6A	02713	02713
A3C33	1901-0662	3	1	DIPSP-PWR RECT 100V 6A	02713	02713
A3C34	1901-0662	3	1	DIPSP-PWR RECT 100V 6A	02713	02713
A3C35	1901-0662	3	1	DIPSP-PWR RECT 100V 6A	02713	02713
A3C36	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C37	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C38	1901-0662	3	1	DIPSP-SWITCHING DBV 200MA 2MR DR-35	20480	1901-0662
A3C39	1901-0743	3	1	DIPSP-SWITCHING DBV 200MA 2MR DR-35	20480	1901-0743
A3C40	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004
A3C41	1901-0743	1	1	DIPSP-PWR RECT 1N4004 400V 1A DR-41	21295	1N4004

See Introduction to this section for ordering information
*Indicates factory selected value

Table 6-3. Replaceable Parts

Table with columns: Reference Designation, HP Part Number, Qty, Description, Mfr Code, Mfr Part Number. Contains detailed part specifications for Model 853A.

See introduction to this section for ordering information. *Indicates factory selected value.

Table 6-3. Replaceable Parts

Table with columns: Reference Designation, HP Part Number, Qty, Description, Mfr Code, Mfr Part Number. Contains detailed part specifications for Model 853A.

See introduction to this section for ordering information. *Indicates factory selected value.

Table 6-3. Replaceable Parts

Table with columns: Reference Designation, HP Part Number, Qty, Description, Mfr Code, Mfr Part Number. Contains detailed part specifications for Model 853A.

See introduction to this section for ordering information. *Indicates factory selected value.

Table 6-3. Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A10W1	00853-60023	0	1	CABLE ASSEMBLY-PROC-HP 1B	20400	00853-60023
A11	00853-60070	3	1	PRIMARY SWITCHING ASSEMBLY	00400	31053-00010
A11B1	3101-2552	0	2	SWITCH-0L 3PDT STD 5A 250VAC PC	20400	3101-2552
A11B2	3101-2552	0		SWITCH-0L 3PDT STD 5A 250VAC PC	20400	3101-2552
A12	00853-60006	9	1	MOTHERBOARD ASSEMBLY	20400	00853-60006
A12J1				PART OF A12W1		
A12J2				NOT ASSIGNED		
A12J3	1251-7004	4	1	CONNECTOR-HEADER 14 H 1R	20400	1251-7004
A12J4				NOT ASSIGNED		
A12J5				NOT ASSIGNED		
A12J6	1200-0500	0		SOCKET-IC 14-CONT DIP-PLDR	20400	1200-0500
A12J7				NOT ASSIGNED		
A12J8				PART OF A12W2		
A12J9	1251-6427	1	1	CONNECTOR 2-PIN, H FOOT TYPE	20400	1251-6427
A12MP1	0300-1511	6	0	STANDOFF- 4 WHL HT. 0.2	20400	0300-1511
A12M1	00853-60021	8	1	CABLE ASSEMBLY-DISPLAY CONTROL	20400	00853-60021
A12M2	00853-60022	9	1	CABLE ASSEMBLY-PROCESSOR/MB	20400	00853-60022
A12MA2	1251-0472	4	1	CONNECTOR-PC EDGE 6-CONT/ROW 2-ROW	20400	1251-0472
A12MA4	1251-2035	9	1	CONNECTOR-PC EDGE 15-CONT/ROW 2-ROW	20400	1251-2035
A12MA5	1251-2913	4	0	CONNECTOR-PC EDGE 25-CONT/ROW 2-ROW	20400	1251-2913
A12MA6	1251-2913	4	0	CONNECTOR-PC EDGE 25-CONT/ROW 2-ROW	20400	1251-2913
A13	00853-60052	5	1	FAN MODULE ASSEMBLY	20400	00853-60052
A13W1				CABLE ASSEMBLY-FAN (P/D A13)		
A14	00853-60040	9	1	CRT ASSEMBLY (SEE FIGURE 6-4 FOR MECHANICAL PARTS)	20400	00853-60040
A14L1	01340-66001	8	1	TRACE ALIGN COIL	20400	01340-66001
A14V1	5003-6170	6	1	CRT	20400	5003-6170
A14W1				SEE FIGURE 6-4.		

See Introduction to this section for ordering information
 *Indicates factory selected value

Table 6-3. Replaceable Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
CHASSIS PARTS-ELECTRICAL						
D1	3160-0266	3	1	FAN-12AN 36-CFM A-14VDC	20410	3160-0266
F1	0110-0082	9	1	FUSE PA 250V MFD 1,204.25 OH	72915	317002
F1	2110-0001	8	1	FUSE 1A 250V MTD 1,26 X .26 OL	04400	AGC1
FL1	9135-0030	1		LINE FILTER MODIAR	74300	9135-0030
J1	1251-0102	8	1	PLUG-IN SOCKET CONNECTION RECEPTACLE NOT ASSIGNED	21400	1250-1794
J2	1250-1794	3	2	HORIZ (POWER) CONNECTION RECEPTACLE	21400	1250-1794
J4				VERTICAL (CONTROL) CONNECTION RECEPTACLE (P/D 340)	21400	
J5	1250-1794	3	1	BLANK (PANEL) CONNECTION RECEPTACLE	21400	1250-1794
J8				21.4MHZ TRIFUNCTION RECEPTACLE		
U1	5185-0063	8	5	SWITCH-THERM FSD 490C 30 OHM-OM-FIDE	20400	3105-0063
U2	3101-0500	2	1	LINE CONTACTOR ON-OFF DIBT ALT.	21400	3101-0500
T1	00053-60046	7	1	TRANSFORMER- INCLUDES WTS	20410	00053-60046
U3	0968-0635	3	1	HIGH VOLTAGE MULTIPLIER	21400	0968-0635
W1	00053-60076	3	1	CABLE ASSEMBLY- INCLUDES JS	21400	00053-60076
U4				CABLE ASSEMBLY- LOW VOLT PWR ONLY (P/D 71)		
U5	00053-60025	2	1	CABLE ASSEMBLY- PWR-ENCL INCL JS, JS-26	21400	00053-60025
U6	00053-60029	4	1	CABLE ASSEMBLY- LINE POWER, INCL JS	21400	00053-60029
U7	0120-3605	1	1	CABLE ASSEMBLY- DRPL PWR SUPPLY, PWR	21400	0120-3605
U8	00053-60024	1	1	CABLE ASSEMBLY- TRIFUNCTION, IAC	21400	00053-60024
W2C3	0160-0034	6	1	CAPACITOR- FSD .047UF 5-125 100VDC 5W	20400	0160-0034
W3A1	0203-00027	4	1	CABLE ASSEMBLY- CRITICAL, 100000 INCL JS	21410	0203-00027
W3C2	00053-60020	3	1	CABLE ASSEMBLY- 21.4MHZ IF INCL JS	21410	00053-60020

See Introduction to this section for ordering information.
 *Indicates factory selected value.

Item	HP Part Number	C	D	Qty	Description	Mfr. Code	Mfr. Part Number
1	00853-20027	0	1	1	SUB-FRAME, FRONT	28480	00853-20027
2	00853-00003	0	1	1	CRT ADJUST-PANEL	28480	00853-00003
3	00853-00001	3	1	1	FRONT DISPLAY PANEL	28480	00853-00001
4	1520-0215	4	1	1	SHOCK PAD NPN 4.5-WD 5.75-LG	28480	1520-0215
5	0370-0606	7	13	13	BEZEL-PUSHBUTTON 0.330-IN SQ JADE GREY	28480	0370-0606
6	0350-1012	9	2	2	DECAL-KB CAP 5/16 IN-SER	28480	0350-1012
7	5040-8805	0	2	2	KNOB, 5/16" SERIES	28480	5040-8805
8	5040-8816	3	2	2	PUSHBUTTON, SQUARE, MINT GREY	28480	5040-8816
9	5040-8817	4	2	2	PUSHBUTTON, SQUARE, JADE GREY	28480	5040-8817
10	5040-8819	8	2	2	PUSHBUTTON, SQUARE, WILLOW GREEN	28480	5040-8819
11	5040-8821	0	6	6	PUSHBUTTON, SQUARE, OLIVE GREY	28480	5040-8821
12	5041-3909	7	1	1	PUSHBUTTON, CHINA WHITE	28480	5041-3909
13	00853-40005	6	1	1	EXTENSION PUSHBUTTON	28480	00853-40005
14	1400-0017	0	1	1	CLAMP-CABLE .312-DIA .375-WD NYL	03480	1400-0017
15	0510-1148	2	4	4	RETAINER-PUSH ON KB-TO-SHFT EXT	04828	0510-1148
16	3030-0195	2	4	4	SCREW-SET 2-56 .094-IN LG	28480	3030-0195
17	0519-0211	8	5	5	SCREW-MACH M3 X 0.5 6MM-LG PAN-HD	28480	0519-0211
	08565-60170	5	2	2	KNOB ASSY, INCLUDES ITEMS 6, 7, AND 16	28480	08565-60170




Figure 6-1. Front Panel, Parts Locations
6-25/6-26

PARTS

LIST

CON'T

Item	HP Part Number	C	D	Qty	Description	Mfr. Code	Mfr. Part Number
1	00853-00002	9		1	REAR PANEL	28480	00853-00002
2	0380-1529	6		2	STANDOFF-HEX 6.1-MM-LG M3.5 X 0.6 THD	28480	0380-1529
3	2190-0586	2		2	WASHER-LK HLCL 4.0MM 4.1-MM-ID	28480	2190-0586
4	0535-0006	1		2	NUT-HEX DBL-CHAM M4 X 0.7 3.2MM-THK	28480	0535-0006
5	0400-0225	1	A/R	1	GROMMET-CHAN SERR .031-IN-GRV-WD	02201	SNGS-1
6	0515-0413	2		4	SCREW-MACH M4 X 0.7 6MM-LG PAN-HD	28480	0515-0413
7	0515-0211	8		1	SCREW-MACH M3 X 0.5 6MM-LG PAN-HD	28480	0515-0211
8	3050-0890	6		8	WASHER-FL M2.5ID	28480	3050-0890
9	0515-0739	5		2	SCREW-MACH M2.5 X 0.45 18MM-LG PAN-HD	28480	0515-0739
10	0515-0402	9		2	SCREW-MACH M2.5 X 0.45 4MM-LG PAN-HD	28480	0515-0402
11	0360-0355	2		2	TERMINAL-SLDR LUG PL-MTG FOR No. 5-SCR	04880	541
12	3050-0891	7		10	WASHER-FL MTLCL 3.0MM 3.3-MM-ID	28480	3050-0891
13	2190-0584	0		6	WASHER-LK HLCL 3.0MM 3.1-MM-ID	28480	2190-0584
14	0535-0004	9		6	NUT-HEX DBL-CHAM M3 X 0.5 2.4MM-THK	28480	0535-0004
15	2110-0565	9		1	FUSEHOLDER-CAP 12A MAX FOR UL	08666	031.1666
16	2110-0566	0		1	FUSEHOLDER-EXTR POST 12A 250V	08666	031.1677
17	2110-0569	3		1	FUSEHOLDER-COMPONENT NUT THREAD M12.7	08666	0583.0016
18	1400-0249	0		1	CABLE TIE .062-.625-DIA .091-WD NYLON	04225	TV-23M-8
19	0515-0737	3		4	SCREW-MACH M2.5 X 0.45 30MM-LG PAN-HD	28480	0515-0737
20	00853-20045	2		2	FAN HOUSING	28480	00853-20045
21	00853-00012	1		1	FINGER GUARD	28480	00853-00012
22	0624-0099	1		8	SCREW-TPG 4-40 .375-IN-LG PAN-HD-POZI	28430	0624-0099
23	0515-0772	6		2	SCREW-MACH M3 X 0.5 8MM-LG 90 DEG FLH-HD	28480	0515-0772
24	0380-1380	7		4	STANDOFF-HEX 25-MM-LG M4.0 X 0.7 THD	28480	0380-1380
25	0515-0738	4		4	SCREW-MACH M5 X 0.8 14MM-LG PAN-HD	28480	0515-0738
26	85680-00047	1		1	COVER, TRANSFORMER	28480	85680-00047
27	0390-0006	3		8	INSULATOR-FLG BSH 7 NYLON	28480	0390-0006
28	00853-00018	7		1	SHIELD, TRANSFORMER	28480	00853-00018
29	8150-3284	5	A/R		WIRE 18 AWG G/Y 300V	28480	8150-3284
30	8150-0159	7	A/R		WIRE 22 AWG W/BR/Y 300V	28480	8150-0159
31	0890-0029	0		6	TUBING-HS	28480	0890-0029
32	0890-0983	5		4	TUBING-HS	28480	0890-0983
33	1400-0017	0		1	CLAMP-CABLE .312DIA .375WD	04495	1993-5B-RED
34	8150-0152	0	A/R		WIRE 24 AWG W 600V	28480	8150-0152
35	3050-0893	9		4	WASHER-FL MTLCL 4.0MM 4.4-MM-ID	28480	3050-0893





Figure 6-2. Rear Panel, Parts Locations (1 of 2)



* REFER TO TABLE 6-3 FOR HP PART NUMBER

Figure 6-2. Rear Panel, Parts Locations (2 of 2)

Item	HP Part Number	C	D	Qty	Description	Mfr. Code	Mfr. Part Number
1	00853-00028	9	1	1	BRACKET, CENTER PANEL ASSEMBLY	28480	00853-00028
2	00853-20028	1	1	1	SUPPORT, FRONT CENTER	28480	00853-20028
3	5020-8804	7	1	1	REAR FRAME	28480	5020-8804
4	00853-00025	6	1	1	PLUG-IN SHELF ASSEMBLY	28480	00853-00025
5	00853-00029	0	1	1	ENCLOSURE, HV, DATA, XYZ ASSEMBLIES	28480	00853-00029
6	00853-00010	9	1	1	HEATSINK PLATE	28480	00853-00010
7	00853-00011	0	1	1	PANEL, CRT ENCL	28480	00853-00011
8	0515-0413	2	2	2	SCREW-MACH M4 X 0.7 6MM-LG PAN-HD	28480	0515-0413
9	00853-00008	5	1	1	BRACKET, CRT	28480	00853-00008
10	00853-00030	3	1	1	CRT SUPPORT ASSEMBLY	28480	00853-00030
11	0515-0407	4	2	2	SCREW-MACH M3 X 0.5 10MM-LG PAN-HD	28480	0515-0407
12	0624-0411	1	13	13	SCREW-PG 6-19 .313-IN-LG PAN-HD-POZI	28480	0624-0411
13	00853-40001	2	1	1	UPPER GUIDE RAIL, RIGHT SIDE	28480	00853-40001
14	00853-40002	3	1	1	UPPER GUIDE RAIL, LEFT SIDE	28480	00853-40002
15	00853-20025	8	1	1	FRAME MODULE, FRONT	28480	00853-20025
16	00853-00026	7	2	2	CONTACT, SPRING	28480	00853-00026
17	00853-20038	3	2	2	SIDE RAIL, BOTTOM	28480	00853-20038
18	00853-20039	4	2	2	SIDE RAIL, TOP	28480	00853-20039
19	0400-0001	1	1	1	GROMMET-RND .562-IN-ID .75-IN-GRV-OD	04604	1662
20	0515-0395	9	6	6	SCREW-MACH M4 X 0.7 6MM-LG 90-DEG-FLH-HD	28480	0515-0395
21	2580-0003	5	2	2	NUT-HEX-W/LKWR 8-32-THK .125-IN-THK	04805	511081800-00-0280-2580
22	0515-0211	8	33	33	SCREW-MACH M3 X 0.5 6MM-LG PAN-HD	28480	0515-0211
23	3050-0891	7	15	15	WASHER-FL MTLG 3.0 MM 3.3-MM-ID	28480	3050-0891
24	2510-0192	6	18	18	SCREW-MACH 8-32 .25-IN-LG 100 DEG	28480	2510-0192
25	0535-0004	9	2	2	NUT-HEX DBL-CHAM M3 X 0.5 2.4MM-THK	28480	0535-0004




Figure 6-3. Frame Assembly, Parts Locations
6-31/6-32

Item	HP Part Number	C D	Qty	Description	Mfr. Code	Mfr. Part Number
1	00853-60051	4	1	SHIELD ASSEMBLY	28480	00853-60051
2	0400-0009	9	1	GROMMET-RND .125-IN-ID .25-IN-GRV-OD	01808	C250
3	0460-0114	3	A/R	TAPE-INOL 1.25-IN-W .25-IN-T POLY-FM	05347	TESA 761-4763
A14WIMP1	8150-0149	5	A/R	WIRE 22 AWG W/BK/G 300V PVC 7 X 30 105C	28480	8150-0149
A14WIMP2	0890-0983	5	A/R	TUBING-HS .125-D/.062-RCVP .02-WALL	02145	RNF-100-1/B-BLK
A14WIMP3	0362-0227	1	2	CONNECTOR-SGL CONT SKT 1.14-MM-BSC-SZ	W3418	02-05-5216




Figure 6-4. CRT Assembly, Parts Locations

Item	HP Part Number	C D	Description	Mfr. Code	Mfr. Part Number
1	00853-00013	2	BOARD, INSULATOR	28480	00853-00013
2	00853-20033	8	CATCH	28480	00853-20033
3	00853-00038	1	LATCH CATCH SPRING	28480	00853-00038
4	8160-0415	9	RFI "D" STRIP CNDC-T-ELSTMR AG-PL	02923	10-05-4699-140
5	0515-0795	3	SCREW-MACH M2 X 0.4 20MM-LG	28480	0515-0795
6	3050-0891	7	WASHER-FL MTL C 3.0MM 3.3-MM-ID	28480	3050-0891
7	0515-0772	6	SCREW-MACH M3 X 0.5 8MM-LG 90-DEG-FLH-HD	28480	0515-0772
8	0515-0395	9	SCREW-MACH M4 X 0.7 6MM-LG 90-DEG-FLH-HD	28480	0515-0395
9	0515-0211	8	SCREW-MACH M3 X 0.5 6MM-LG PAN-HD	28480	0515-0211
10	0515-0413	2	SCREW-MACH M4 X 0.7 6MM-LG PAN-HD	28480	0515-0413
11	00853-20024	7	SHAFT, LONG, DISPLAY ADJUST	28480	00853-20024
12	00853-20023	6	SHAFT, SHORT, DISPLAY ADJUST	28480	00853-20023
13	9135-0052	8	RFI CRT SHIELD	28480	9135-0052
14	1490-0841	7	COUPLER-RGD .375-LG BR5	28480	1490-0841
15	3030-0007	5	SCREW-SET 4-40 .125-IN-LG SMALL CUP-PT	28480	3030-0007
16	00853-00019	0	COVER-HIGH VOLTAGE	28480	00853-00019
17	00853-00024	7	HOLD DOWN, DATA/XYZ BOARDS	28480	00853-00024
18	00853-20031	6	COVER, PLUG-IN POWER SUPPLY	28480	00853-20031
19	00853-20032	7	COVER, DISPLAY POWER SUPPLY	28480	00853-20032
20	00853-20044	1	BUSHING	28480	00853-20044
21	0515-0407	4	SCREW-MACH M3 X 0.5 10MM-LG PAN-HD	28480	0515-0407
22	00853-40003	4	CRT BEZEL	28480	00853-40003
23	0515-0219	6	SCREW-MACH M3 X 0.5 6MM-LG 90-DEG-FLH-HD	28480	0515-0219




Figure 6-5. Chassis Parts
6-35/6-36

Item	HP Part Number	C D	Description	Mfr. Code	Mfr. Part Number
1	00853-40011	4	HANDLE ASSEMBLY	28480	00853-40011
2	5001-0439	8	TRIM, SIDE FRONT	28480	5001-0439
3	00853-20035	0	HANDLE, PIVOT	28480	00853-20035
4	2510-0192	6	SCREW-MACH 8-32 .25-IN-LG 100-DEG	28480	2510-0192
5	0905-0954	3	O-RING 1.489-IN-ID .07-IN-XSECT-DIA	04748	A5568-029-N11
6	00853-40007	8	COLLAR, BEZEL	28480	00853-40007
7	5020-8734	2	GEAR, RING HANDLE	28480	5020-8734
8	5020-8733	1	GEAR, HUB HANDLE	28480	5020-8733
9	1460-0604	7	SPRING	28480	1460-0604
10	2190-0586	2	WASHER-LK HLCL 4.3MM 4.1MM-ID	28480	2190-0586
11	0515-0443	8	SCREW-MACH M4 X 0.7 20MM-LG PAN-HD	28480	0515-0443
12	2360-0121	2	SCREW-MACH 6-32 .5-IN-LG PAN-HD-POZI	28480	2360-0121
13	5041-2642	3	TRIM CAP	28480	5041-2642
14	00853-40009	0	REAR FEET	28480	00853-40009
15	2360-0219	9	SCREW-MACH 6-32 1.125-IN-LG PAN-HD-POZI	28480	2360-0219
16	00853-00040	5	BOTTOM COVER ASSEMBLY	28480	00853-00040
17	00853-00039	2	TOP COVER ASSEMBLY	28480	00853-00039
18	8160-0410	4	RFI "D" STRIP CONDCT-ELSTM .078-IN-WD	02923	10-05-1363-1250
19	5001-5827	8	TRIM-SD FRONT FR	28480	5001-5827
20	00853-60049	0	FRONT PANEL COVER ASSEMBLY	28480	00853-60049




Figure 6-6. HP 853A Cabinet Parts

Item	HP Part Number	C D	Description	Mfr. Code	Mfr. Part Number
1	1460-1345	5	TILT STAND	28480	1460-1345
2	5060-9936	2	SIDE COVER WITH HANDLE	28480	5060-9936
3	5060-9911	3	SIDE COVER, PERFORATED	28480	5060-9911
4	5060-9846	3	COVER, BOTTOM	28480	5060-9846
5	5060-9834	9	COVER, TOP	28480	5060-9834
6	5060-9803	2	STRAP HANDLE	28480	5060-9803
7	5040-7220	1	COVER, STRAP HANDLE, RIGHT-REAR	28480	5040-7220
8	5040-7219	8	COVER, STRAP HANDLE, RIGHT-FRONT	28480	5040-7219
9	2680-0172	1	SCREW-MACH 10-32 .375-IN-LG 100 DEG	28480	2680-0172
10	5040-7221	2	FOOT, REAR	28480	5040-7221
11	2360-0195	0	SCREW-MACH 6-32 .312-IN-LG PAN-HD-POZI	28480	2360-0195
12	5040-7201	8	FOOT, BOTTOM	28480	5040-7201
13	5060-0089	8	KIT, FRONT HANDLES	28480	5060-0089
14	5040-7202	9	STRIP, TRIM TOP	28480	5040-7202




Figure 6-7. HP 853A Cabinet Parts (Option 001)

**BACK DATING
MANUAL
CHANGES**

SECTION VII MANUAL BACKDATING CHANGES

7-1. INTRODUCTION

7-2. This manual applies directly to HP 853A Spectrum Analyzer Displays with the serial number prefix shown under SERIAL NUMBERS on its title page. As time passes, an HP instrument manual might be revised to reflect design changes incorporated into the instrument. In that event, information is provided in this section which enables the user of an older instrument (i.e., one with a serial number prefix

lower than the the serial number prefix shown on the revised manual's title page) to change the revised manual so that it pertains to his instrument. Because the HP 853A is a new instrument, no such change information is required in this manual. For additional information about the applicability of the manual relative to the instrument serial number, refer to the paragraph headed INSTRUMENTS COVERED BY MANUAL in Section I.

SERVICE INFORMATION

SECTION VIII SERVICE

8-1. INTRODUCTION

8-2. This section provides instructions for troubleshooting and repairing the HP 853A Display main-frame. It includes general troubleshooting information, block diagrams of the instrument, circuit descriptions, parts identification illustrations, and schematic diagrams.

WARNING

Troubleshooting and repair of this instrument are performed with power applied to the instrument and protective covers removed. Instrument service should be performed only by service-trained personnel who are aware of the hazards involved. Where maintenance can be performed without power applied, the power should be removed. When any repair is completed, be sure that all safety features, including protective grounds, are intact and functioning.

WARNING

With the ac power cable connected, the ac line voltage is present at the

terminals of Primary Switching Assembly A11, Line Filter FL1 (mounted on the rear panel) and at the LINE switch, whether the LINE switch is on or off. When the covers are removed, care must be taken to avoid contact with these exposed terminals, which have voltages capable of causing death. Any maintenance or repair of the opened instrument under voltage should be carried out only by a skilled person who is aware of the hazard involved.

After disconnecting the ac line power cord, allow at least 30 seconds for high-voltage capacitors to discharge before proceeding with maintenance.

8-3. SERVICE INFORMATION INDEX

8-4. Table 8-1 lists specific kinds of information about the spectrum analyzer main assemblies, and indicates where the information is located. The service information for each assembly normally includes a description of the assembly circuits, a diagram showing the locations of the assembly components, and a schematic of the assembly circuits. Service in-

Table 8-1. Service Information Cross-Reference

Assembly Number	Assembly Name	Schematic	Component Location
A1A1	Display Control Assembly	Figure 8-8	Figure 8-6
A2	Display Adjust Assembly	Figure 8-8	Figure 8-7
A3	Display Power Supply Assembly	Figure 8-12	Figure 8-10
A4	High-Voltage Power Supply Assembly	Figure 8-14	Figure 8-13
A5	Data Converter Assembly	Figure 8-26	Figure 8-25
A6	XYZ Amplifier Assembly	Figure 8-34	Figure 8-33
A7	Processor Assembly	Figure 8-43	Figure 8-42
A8	Plug-In Power Supply Assembly	Figure 8-12	Figure 8-11
A9	Interface Assembly	Figure 8-46	Figure 8-45
A10	HP-IB Interconnect Assembly	Figure 8-48	Figure 8-47
A11	Primary Switching Assembly	Figure 8-12	Figure 8-11
A12	Motherboard Assembly	Figure 8-50	Figure 8-49
A13	Fan Module Assembly	Figure 8-12	-
A14	CRT Assembly	Figure 8-14	-

formation for the Processor Assembly, A7, also includes signature analysis, troubleshooting information. The circuit descriptions and component locations diagram precede the assembly schematic. The assembly numbers are printed in large, bold-faced, alpha-numeric characters (e.g., A4) in the lower right-hand corner of each schematic diagram.

8-5. SCHEMATIC SYMBOLS, TERMINOLOGY, AND VOLTAGE LEVELS

8-6. Mnemonics for control lines and signal paths are explained on the schematics where they are used.

Mnemonics indicating functions of digital components are listed in Table 8-2. Unless indicated otherwise in schematic notes, test conditions for the signal and dc voltage levels shown on the block and schematic diagrams are provided in Table 8-3. Voltage levels are indicated in volts.

8-7. TEST EQUIPMENT

8-8. Test instruments and accessories used to maintain the spectrum analyzer are listed in Table 1-3. If the listed instrument is not available, another instrument that meets the required minimum specifications may be substituted.

Table 8-2. Mnemonics for Digital Component Functions

Mnemonic	Definition	Mnemonic	Definition
CLK IN	clock in	L WR	low write
CLK OUT	clock out	LD	load
CLR	clear	MUX	multiplexer
CNT EN	count enable	R	reset
CNTR	counter	RA	read A
CRY	carry	RB	read B
D	data	RDY	ready
DAC	digital to analog converter	R/W	read/low-write
DIR	direction	S	set
EN	enable	SEL B	select B
ENR	enable read	SER IN	serial in
ENW	enable write	SH/LD	shift/low-load
FF	flip-flop	S.O.	set overflow
INH	inhibit shift	SREG	shift register
L CS	low chip select	U/D	up/down
L EN	low enable	V _{REF}	voltage reference
L IRQ	low interrupt request	WA	write A
L NMI	low non-maskable interrupt	WB	write B
L RD	low read	3-ST	3-state output

Table 8-3. Front-Panel Control Settings for Schematic Measurement Conditions

Function	Setting
853A Display Mainframe SCALE INTEN TRACE A TRACE B INTEN All other settings	mid range CLEAR WRITE CLEAR WRITE mid range OFF
Plug-In INPUT ATTEN (dB) Amplitude Scale FREQ SPAN/DIV RESOLUTION BW TIME/DIV TRIGGER START-CENTER BASELINE CLIPPER VIDEO FILTER TUNING REFERENCE LEVEL REF LEVEL FINE	10 dB 10 dB/DIV INTERFACE ASSEMBLY A9: 5 MHz ALL OTHER ASSEMBLIES: 10 MHz 1 MHz AUTO FREE RUN CENTER OFF OFF Center CAL OUTPUT signal. Set CAL OUTPUT signal peak at REFERENCE LEVEL.

TROUBLESHOOTING – GENERAL

General Troubleshooting Procedure

The following procedure isolates a failure to the assembly level.

1. After checking the line voltage selector and line fuse F1 located on the instrument rear panel, turn the HP 853A LINE switch on. The instrument should complete a self-check within 5 seconds. The self-check tests System Memory, Stroke Memory, and program memory (ROM) on Processor Assembly A7, using digital storage test routines #7, #8, and #9. If the self-check fails because of memory failure, the CRT displays one or two indicators that locate the faulty memory component(s). Table 5-5 defines the indicators. Test routines are described in Section V.
2. To check analog circuitry, bypass the digital circuitry by pressing both STORE BLANK push buttons. In analog display mode, the HP853A functions as a conventional CRT display. Check for a normal analog CRT trace while varying front panel controls. If the STORE BLANK push buttons fail to activate analog display mode, Processor Assembly A7 might have a circuit failure. Verify this by disconnecting Processor Assembly A7 from the HP 853A. The mainframe automatically defaults to analog display mode when the digital control circuitry is removed.

Proper operation of the HP 853A during analog display mode verifies that the power supplies (A8, A3, A4), CRT, deflection amplifiers (A6), and sections of the interface circuitry (A7) are operational. Proceed to troubleshoot these circuits as necessary if problems are apparent.

3. If the HP 853A functions normally in analog display mode, most circuit problems are located on Data Converter Assembly A5, Processor Assembly A7, or Interface Assembly A9.

Test routines, described in detail in Section V, exercise the mainframe digital circuitry. Instructions for all test routines are contained in the Program ROM, A7U34. To activate the test routines, switch LINE power off, then on, with the PLOT GRAT push button depressed. Successive pressing of the PLOT GRAT push button selects all of the test routines. The test routines cannot be accessed when the mainframe is in analog display mode.

4. Problems in the digital storage output circuitry located on Data Converter Assembly A5 can be confirmed using digital storage test routines #0, #1, #3 and #4. The CRT patterns for these test routines are generated without using the digital storage input circuitry. During these test routines, digitized sweep and video information from the plug-in is not stored in Stroke Memory and System Memory. Instead, the CPU stores programmed digital information. The Data Converter Assembly, A5, converts this into analog signals which are processed by the XYZ Amplifier Assembly, A6, and displayed on the CRT. Figure 5-3 shows the stroke generator test pattern generated by test routine #1.
5. If test routine #1 indicates that the digital storage output circuitry is functioning properly, proceed to check the digital storage input circuitry by selecting digital storage test routine #5. The PLOT TRACE push button can then be pressed to manually select the input signal to Data Converter Assembly A5 (P1-50). Data values stored in memory are displayed on the CRT to aid in troubleshooting. Figure 5-5 shows a typical CRT display for test routine #5.

If test routine #5 indicates a possible problem in the maximum peak detector circuitry, perform the peak detector droop test in the Digital Storage Adjustments (paragraph 5-14) using test routine #2.
6. The Processor Assembly, A7, contains most of the digital circuitry in the HP 853A. Use the signature analysis troubleshooting procedure detailed in Figure 8-41 to troubleshoot this assembly. The procedure detects a high percentage of digital failures.
7. Perform the Operation Verification procedure as outlined in Section V to verify proper operation of the HP 853A with an RF plug-in.

TROUBLESHOOTING – SIGNATURE ANALYSIS

Signature analysis troubleshooting information for Processor Assembly A7 is provided in Figure 8-41. Use HP Model 5004A or HP Model 5005A Signature Analyzer.

Figure 8-1 describes how to use the signature analysis troubleshooting diagrams.

Use of Signature Analysis Troubleshooting Diagrams

1. Connect signature analyzer and set controls according to diagram instructions.
2. Set up test configuration as indicated (connect and/or remove special test jumpers, etc.).
3. Verify the +5 Vdc signature for the test being performed, as indicated in green lettering on main verification path (green line). This signature can be verified by probing the +5 Vdc supply or by pushing and releasing the reset key on the signature analyzer probe. If +5 Vdc signature is incorrect, first check equipment settings and connection. Then check for activity at CLOCK, START, and STOP connections using signature analyzer probe. If no activity, refer to appropriate schematic for troubleshooting.
4. Begin probing the printed circuit board at the beginning of the green line on the diagram **(A)**.
5. Probe every point indicated by the green line.
6. If signature at node is incorrect, node is suspect. Information printed in red on the troubleshooting diagram is helpful for tracing problem to its source; location instructions **(B)** indicate the next closest pin connected to the circuit node. For example, instruction "24-5" indicates that a circuit node signature originates at U24, pin 5. (Note that pin 1 on each IC is square.)

Interconnecting red lines show related input and output pins. Red lines **(C)** connect inputs that affect only the outputs to which they are connected.

Interconnecting black lines **(D)** represent a physical connection between IC pins.
7. To locate the faulty source node, use the troubleshooting diagram and circuit schematics to check signatures.
8. Verify signatures to all IC pins connected to a suspect node. If all signatures for a circuit node are not identical, the printed circuit board, connectors, and solder joints should be checked for faults. After locating faulty node, proceed with conventional troubleshooting. Use the HP 546A Logic Pulser and HP 547A Current Tracer.
9. Before replacing any suspected defective component, follow instructions printed in red on the troubleshooting diagram. These troubleshooting instructions are usually referenced by an asterisk (*).




Figure 8-1. General Signature Analysis Troubleshooting Instructions

GENERAL CIRCUIT DESCRIPTION

The HP 853A consists of two major functional systems called the Input System and the Output System. Figures 8-4 and 8-5 are functional block diagrams, showing analog and digital signal flow. The Input System is shown on the left side and the Output System is on the right side of Figure 8-5.

The Input and the Output Systems function asynchronously and independently. The central processing unit (CPU) controls the Input System. The Counter controls the Output System. (See Figure 8-2.) The Input System measures VIDEO and SWEEP information generated by the plug-in, converts it to digital data and stores it in Stroke Memory. The Input System also collects information from various interfaces and latches, and stores this information in Stroke or System Memory. Data corresponding to front panel control settings is stored in System Memory. The Output System fetches data from System and Stroke Memory and displays it on the CRT as traces, graticules, and characters.

The Input System is a microcomputer. In the HP 853A, the microcomputer is part of the Processor Assembly, A7. Refer to Figure 8-3.

The CPU performs arithmetic and logic operations. It contains enough memory to provide temporary storage for its internal operation.




Figure 8-2. CPU and Counter Control the Input and Output Systems




Figure 8-3. Microcomputer Block Diagram

The Program ROM is memory that contains instructions for the CPU. These instructions are communicated to the CPU via the CPU Data Bus.

Stroke and System Memories contain data arranged by address.

The CPU manipulates data that it fetches from certain addresses in Stroke or System Memory, according to instructions that it receives from the Program ROM. The CPU stores its calculations in Stroke and System Memory.

The Program ROM also receives signals from the CPU. These signals may determine the next-step instructions that the CPU will execute.

The CPU measures the analog SWEEP voltage ($-5V$ to $+5V$) and the analog VIDEO signal. The CPU uses the Control Latches in Processor Assembly A7 to control the circuitry in Data Converter Assembly A5 that converts the analog signals to digital information. This circuitry consists of Multiplexer, Peak Detectors, Track and Hold, and Analog to Digital Converter. During normal operation, the CPU alternately takes samples of the horizontal and vertical signals; the value of the SWEEP signal (X) determines the memory address at which the VIDEO (Y) value is stored.

The Counter in the Processor Assembly A7 controls the other major function of the HP 853A; it fetches stroke and character data from Stroke and System Memory and converts it to individual strokes which are displayed on the CRT.

The Counter controls the Output System via the Counter and Data Busses. The Counter uses the data bus only when the CPU is accessing an instruction from the Program ROM via the CPU Data Bus. Thus, the CPU and the Counter use the same data bus, but not at the same time.

The Counter accesses Stroke Memory for trace data. The CPU (Input System) has processed the VIDEO signal (Y) and has sequentially stored stroke data in Stroke Memory at 512 addresses. The addresses correspond to 512 horizontal positions on the CRT. The vertical axis of the CRT is divided into 800 values. The stroke data stored corresponds to the y value of the VIDEO signal at each of these horizontal positions. The Counter samples the stroke data at these 512 addresses sequentially and routes it through the Y Data Buffer to the Digital Y Generator, located in the Data Converter Assembly, A5. The Digital Y Generator and the Y Amplifier (A6) process the stroke data to provide 512 vertical deflection signals for the CRT, which correspond to the 512 horizontal positions. This process produces a trace consisting of 512 individual strokes.

Data Converter Assembly A5 generates a horizontal deflection signal (DGTL X) used during digital display mode. The Digital X Generator in A5 receives control signals from the Counter in A7 and generates a ramp that is amplified in the XYZ Amplifier Assembly, A6, and passes to horizontal deflection plates of the CRT.

The intensity and focus of each stroke is modulated. The Z-axis signal (CONTROL GATE), generated in XYZ Amplifier Assembly A6, controls both the brightness and the blanking of the trace. The Digital Y Generator in Data Converter Assembly A5 sends stroke length information to the Control Gate Amplifier in A6. Stroke length information modulates the stroke intensity so that long and short strokes have similar intensity. Information corresponding to the horizontal position of the trace modulates stroke focus in the Focus Gate Amplifier in A6. Blanking Logic in Processor Assembly A7 combines all blanking inputs and control logic inputs to produce one blanking signal for the CRT.

The Counter displays dot matrix characters on a raster by modulating the intensity of a series of ramps. The Character Generator on Processor Assembly A7 converts ASCII code (American Standard Code for Information Interchange) to blanking information which is processed by Blanking Logic in A7, and amplified by the Control Gate Amplifier in A6 to modulate the Z-axis of the CRT. The ramps are formed by loading two values into the Y Data Buffer (A5), which are then alternately loaded into the Digital Y Generator. The Digital Y Generator draws strokes between these two values to form the raster.

Graticule illumination is also formed by a series of ramps. Values corresponding to zero and full-scale CRT beam deflection are loaded into the Y Data Buffer on Data Converter Assembly A5. These values are then alternately loaded into the Digital Y Generator which draws strokes between them to form 512 full-scale ramps. The CRT beam is defocused to give uniform illumination.

All information that passes between the plug-in and the HP 853A Display mainframe passes through the Interface Assembly, A9.

The CPU monitors various interfaces and latches. They communicate front panel control settings, sweep status signals from the plug-in, HP-IB address code, and HP-IB Input/Output signals.

During digital display mode, the Counter refreshes the display every 17.9 ms. At sweep speeds slower than 5 msec/DIV, the CPU stores SWEEP and VIDEO information at the same rate as the plug-in sweep.

At sweep speeds of 5 msec/DIV or faster (10 msec/DIV or faster when using digital average mode), the CPU does not have enough time to process the SWEEP and VIDEO signals to digital information. To maintain display information, analog traces and digitally controlled character and graticule information are displayed alternately on the CRT. This is called mixed mode. The Comparator in Interface Assembly A9 monitors plug-in sweep speeds and signals when sweep speeds are greater than or equal to 5 msec/DIV (or 10 msec/DIV). The Counter and Blanking Logic in A7, and the Comparator in A9 interact, producing a signal which steers digital or analog information through the Digital/Analog Switch in the XYZ Amplifier Assembly, A6. (For detailed description of mixed mode, refer to Counter section of Processor Assembly A7 circuit description.)

When the mainframe is in analog mode (press front panel controls STORE BLANK), the VIDEO and SWEEP signals from the plug-in are routed directly to the XYZ Amplifier Assembly A6, at pin 50. Thus, in analog mode, VIDEO and SWEEP bypass the digital circuitry and are displayed as analog traces on the CRT.




FIGURE B-4. ANALOG SIGNAL FLOW, BLOCK DIAGRAM
8-11/8-12




FIGURE 8-5. DIGITAL SIGNAL FLOW, BLOCK DIAGRAM




Figure 8-6. Display Control Assembly A1A1, Component Locations






Figure 8-7. Display Adjust Assembly A2, Component Locations



SERIAL PREFIX: 2223A



**A1A1
A2**

FIGURE 8-8. DISPLAY CONTROL ASSEMBLY A1A1 AND DISPLAY ADJUST ASSEMBLY A2, SCHEMATIC DIAGRAM 8-15/8-11

PRIMARY SWITCHING ASSEMBLY A11, PLUG-IN POWER SUPPLY ASSEMBLY A8, DISPLAY POWER SUPPLY ASSEMBLY A3, AND FAN MODULE ASSEMBLY A13, CIRCUIT DESCRIPTION

Primary Switching Assembly A11, Plug-In Power Supply Assembly A8, and Display Power Supply Assembly A3 produce the low-voltage power supplies.

Primary Switching Assembly A11 connects transformer T1 windings according to the settings of A11S1 and A11S2.

The voltages from three of the transformer secondary windings pass to Plug-In Power Supply Assembly A8, where they are rectified to three unregulated dc voltages. The unregulated voltages are regulated on assembly A8 to +15V (PLUG-IN), +100V, and -12.6V, and drive the plug-in. The unregulated voltages also pass to Display Power Supply Assembly A3, where they are regulated to +15V, -15V, and +158V, and drive the HP 853A Display mainframe. Assembly A3 also produces a regulated dc voltage that drives the Fan Module, A13.

The voltage from the fourth transformer secondary winding passes to Display Power Supply Assembly A3, where it is converted to an unregulated dc voltage and regulated to +5V to drive the mainframe.

The +100V supply is disabled when the plug-in is not installed.

PRIMARY SWITCHING ASSEMBLY A11

The two primary windings of transformer T1 can be connected in four different series or parallel combinations by switches S1 and S2. Figure 8-9 shows the transformer primary connections for line voltages of 100 Vac, 120 Vac, 220 Vac, and 240 Vac.

Thermal switch S1 senses the temperature at the rear panel, and opens at temperatures exceeding 90°C, turning off primary power.

PLUG-IN POWER SUPPLY ASSEMBLY A8

+200V Rectifier

Diodes CR1 through CR4 and filter capacitor C2 are connected as a full-wave bridge rectifier which produces an unregulated dc voltage of approximately +200V. Radio frequency interference (RFI) is reduced by C1.




Figure 8-9. Transformer Primary Connection for Selected Line Voltage

+26V Rectifier (B)

Diodes CR9 and CR10 and filter capacitor C5 are connected as a full-wave, center-tapped rectifier which produces an unregulated dc voltage of approximately +26V. Capacitors C13 and C14 filter RFI.

A crowbar circuit reacts to primary power overvoltage. When the line input voltage exceeds the selected value by approximately 40%, the +26V Rectifier output exceeds the breakdown voltage of zener diode VR3, producing positive voltage at the gate of SCR Q5. When Q5 conducts, a large primary current in transformer T1 blows fuse F1. Resistor R21 maintains zero gate voltage unless the breakdown voltage of VR3 is exceeded.

-24V Rectifier (C)

Diodes CR14 and CR15 and filter capacitor C9 are connected as a full-wave, center tapped rectifier which produces an unregulated dc voltage of approximately -24V. Capacitors C15 and C16 reduce conducted RFI. Resistor R11 provides an isolated ac output to the plug-in, for line-triggered sweep.

+100V Regulator (D)

Transistors Q1, Q2, and Q4 form a feedback amplifier that converts the unregulated voltage from the +200V Rectifier to a regulated +100V supply for the plug-in (25 mA maximum). Transistor Q2 is the driver for Q4. The emitter of Q1 is connected through CR8 to the +15V supply, which serves as reference. The +100V output is divided by R6 and R7, and compared to the +15V reference at the base of Q1.

Feedback action is as follows. If the output is higher than +100V, the base-emitter voltage of Q1 is high, causing more collector current to flow in Q1. This decreases the base current to Q2, and thus lowers the voltage at the base of Q2. Since Q2 and Q4 are connected as series emitter followers, the emitter voltage of Q4 decreases to maintain a stable +100V output.

Feedback loop stability is provided by C3. Resistor R8 provides bias current for CR8. Diode CR6 prevents excessive current through Q1 when the supply output is shorted to ground. Diode CR7 protects Q1 from reverse bias. Power dissipation in Q4 is reduced by R1. Overvoltage protection is provided by F3 and VR4.

Transistor Q3 is normally off, and provides current limiting at about 32 mA. The emitter of Q3 is connected to the supply output, which is normally independent of load current. As the load current increases, the voltage across R3 also increases. This increases the voltage at the base of Q4, and at the base of Q3 through divider network R4 and R5. When the load current increases to about 32 mA, Q3 turns on. The voltage at the base of Q2, and the output voltage decreases. This circuit is a foldback current limiter which has less current at short circuit than at its maximum current capability.

When a plug-in is not installed, Q6 turns off the +100V supply. Current flowing through R2 passes through R20 to ground, decreasing voltage at the base of Q2; the output voltage decreases to less than +20V. When a plug-in is installed, the base of Q6 is grounded, turning Q6 off and enabling the +100V supply. The supply can also be enabled by grounding TP3 (ENABLE).

+15V Regulator (E)

Voltage regulator U1 supplies +15.05V to the plug-in. It maintains a +1.25V reference voltage between the OUT and ADJ terminals. This voltage is applied across R14, producing a current which flows through R12 and R13. The voltage at the ADJ terminal is determined by the voltage drop across R12, and R13 plus the breakdown voltage of VR1. The output voltage is 1.25V greater than the ADJ terminal voltage.

Capacitor C7 provides noise filtering. Diode CR12 discharges C7 and protects U1 when the output is grounded; CR11 protects U1 if the input is grounded. Resistor R15 provides bias to LED DS2 when the supply is on. Diode CR13 provides reverse-voltage protection.

When overvoltage occurs, a zener diode in the plug-in causes excess current to blow F1. If the supply output is shorted to ground, F1 usually blows, unless Q1 limits the current to a value lower than the fuse rating.

– 12.6V Regulator ⑤

Voltage regulator U2 operates similar to U1, and provides – 12.65V to the plug-in. Resistor R23 reduces the power dissipation of U2. When the output is grounded, F2 usually does not blow. (U2 contains current limiting circuitry.)

DISPLAY POWER SUPPLY ASSEMBLY A3

+ 158V Regulator ③

Operation is similar to the +100V Regulator, except that a constant current source provides base current for Q2. Zener diode VR1 is biased to about 2.5V by R5, which produces a drop across R1, causing 0.6 mA to flow in Q3. Divider network R6 and R7, and R2 set the current limit.

+ 15V Regulator ①

Voltage regulator U1 is similar to A8U1 and supplies +15V to the mainframe. Overvoltage protection is enabled when the output voltage is high enough to forward bias VR7. This turns on SCR Q7, which shunts the output and causes U1 to current limit.

When cable W5 (connects A3 to motherboard) is disconnected, CR16 and CR17 provide a ground-return path from the unregulated voltages on A8 to the circuits on A3.

– 15V Regulator ②

Voltage regulator U3 is similar to U1 and supplies – 15V to the mainframe. Transistor Q8 (SCR) provides overvoltage protection.

+ 11V Rectifier ④

Diodes CR12 through CR15 and filter capacitor C12 form a full-wave bridge rectifier that produces an unregulated dc voltage of about +11V. C15 reduces conducted RFI. Fuse F1 blows if any of the rectifier components are shorted. R19 and CR11 provide an alternate ground-return path when W5 is not connected.

+ 5V Regulator ⑥

Voltage regulator U4 is similar to A8U1 and supplies +5V to the mainframe. Overvoltage protection is provided by SCR Q6.

CRT Bias ⑦

This circuitry establishes voltages for astigmatism and pattern adjustments, and the accelerator mesh of the CRT.

FAN MODULE ASSEMBLY A13

Fan Regulator ⑧

Regulator U2 produces an output voltage of about – 12V that drives the Fan Module Assembly, A13. CR4 provides reverse – voltage protection. C6 stabilizes U2.

Fan Module Assembly A13 converts the – 12 Vdc input to three ac signals which drive the field coils of the brushless dc fan B1.

Troubleshooting

Each of the regulated supplies has an LED. When one or more of these are unlit, check for a blown fuse in that circuit. If all the LEDs are unlit, check the primary circuit.

Do not short the +100V supply when a plug-in is installed. This causes excess current to flow through the vertical driver of the plug-in, from the +15V Regulator to the grounded +100V line, causing A8F1 to blow.

The +100V supply uses the +15V supply as a reference. Therefore, the +100V supply turns off when the +15V is off.




Figure 8-10. Display Power Supply Assembly A3, Component Locations




Figure 8-11. Plug-In Power Supply and Primary Switching Assemblies, A8 and A11, Component Locations





FIGURE 8-12. PLUG-IN POWER SUPPLY ASSEMBLY A8, PRIMARY SWITCHING ASSEMBLY A11, AND DISPLAY POWER SUPPLY ASSEMBLY A3, SCHEMATIC DIAGRAM (1 OF 2)

A8
A11



A3J2

PIN	SIGNAL	TO/FROM	FUNCTION BLOCK
1	+158V	ASP1-18, 44	G
2	NC		
3	-FAN	A12J8-2	M
4	+26V UNREG	A4P1-14, 29	B
5	NC GND	NOTE 8	
6	+15V	A2P1-1, 7 A2P1-11, 26 A2P1-21, 46 A2P1-31, 26 A2P1-2	I
7	-15V	A2P1-2, 8 A4P1-10, 25 A2P1-23, 48 A2P1-2, 3 A2P1-3	J
8	REF GND	NOTE 8	
9	ANLG GND	NOTE 8	
10	DOTL GND	NOTE 8	
11	DOTL GND	NOTE 8	
12	+5V	A12J1-7 ASP1-21, 46 A7J2-51, 56	L
13	+5V	A12J1-7 ASP1-21, 46 A7J2-51, 56	L
14	+5V	A12J1-7 ASP1-21, 46 A7J2-51, 56	L

- NOTES:**
- REFERENCE DESIGNATORS WITHIN THIS ASSEMBLY ARE ABBREVIATED. FOR COMPLETE REFERENCE DESIGNATION, PREFIX ABBREVIATION WITH ASSEMBLY DESIGNATION.
 - UNLESS OTHERWISE INDICATED, RESISTANCE IS IN OHMS (Ω), CAPACITANCE IS IN MICROFARADS (μ F), INDUCTANCE IS IN MICROHENRIES (μ H).
 - UNLESS OTHERWISE INDICATED, SIGNALS ENTER AT LEFT SIDE AND EXIT AT RIGHT SIDE OF FUNCTION BLOCKS.
 - THERMAL SWITCH OPENS AT TEMPERATURES GREATER THAN 90° C.
5. AB07, AB08
-
6. REF GND, ANLG GND, AND DOTL GND CONNECT TO CHASSIS (GND) AT THE MOTHERBOARD ASSEMBLY A12. DOTL GND CARRIES RETURN CURRENT FOR MOST DIGITAL CIRCUITS. HC GND CARRIES RETURN CURRENT FOR THE H.V. POWER SUPPLY AND FAN. ANLG GND CARRIES RETURN CURRENT FOR MOST OTHER ANALOG CIRCUITS. ALL DISPLAY POWER SUPPLY VOLTAGES ARE REFERENCED TO REF GND.
7. MNEMONIC TABLE:
- | MNEMONIC | DESCRIPTION |
|----------|---------------------|
| ACCEL | ACCELERATOR MESH |
| ANLG GND | ANALOG GROUND |
| ASTZO | ASTIGMATISM |
| REF GND | REFERENCE GROUND |
| DOTL GND | DIGITAL GROUND |
| HC GND | HIGH CURRENT GROUND |
| UNREG | UNREGULATED |
| +158V SW | +158V SWITCHED |

SERIAL PREFIX: 2223A

FIGURE 8-12. PLUG-IN POWER SUPPLY ASSEMBLY A8, PRIMARY SWITCHING ASSEMBLY A11, AND DISPLAY POWER SUPPLY ASSEMBLY A3, SCHEMATIC DIAGRAM (2 OF 2)

A3

HIGH VOLTAGE POWER SUPPLY ASSEMBLY A4, CIRCUIT DESCRIPTION**WARNING**

Hazardous voltages are present in this assembly.

High Voltage Power Supply Assembly A4 provides operating potentials for the cathode-ray tube (CRT). The nominal potentials are:

- Cathode, -2450 Vdc
- Control grid, -2500 Vdc
- Post accelerator (from High Voltage Quadrupler), $+9000$ Vdc
- Focus grid, -1650 Vdc
- Filament, 5.9 Vac floating at -2450 Vdc

Voltage potential for accelerator mesh, and adjustments for astigmatism and pattern are located on Display Power Supply Assembly A3.

+26V Filter A

This circuit serves two purposes:

- Filtering by L1, L2, C1, and C2 reduces the level of the 40-kHz ripple (from the high-voltage oscillator) that is present in the power supply.
- Filtering by R1, C3, and the Darlington pair Q2 and Q3 removes the 120-Hz ripple on the $+26$ V UNREG supply line before it is applied to the primary of the high-voltage transformer A1T1, thus reducing line-related intensity modulation.

Oscillator Driver B

The collector of Q1 is connected to the primary winding of high-voltage transformer A1T1, and a feedback winding is connected to the base of Q1. Positive feedback from this winding causes the circuit to oscillate at a frequency (approximately 40 to 45 kHz) determined primarily by the characteristics of A1T1. Q1 operates as a Class C amplifier, supplying a current of about 2A peak over a conduction period of less than one-half cycle.

Oscillator Bias Current Regulator C

Amplifier U1 regulates the dc level of the CRT cathode voltage by controlling the base drive to Q1 through the feedback winding. The cathode voltage is sampled via current through the Feedback circuit, which is compared with a reference current through R3 and R4 at U1 pin 3. The output of U1 drives the base of Q1 at the level (set by HV potentiometer R4) necessary to maintain about -2450 Vdc at the cathode of the CRT. Note that U1 does not switch at the 40-kHz rate. It controls the average bias current for the base of Q1, which controls its conduction period.

High Voltage Transformer D**WARNING**

The CRT filament potential is connected to the hazardous cathode potential of -2450 Vdc. Measurement of the filament voltage is not recommended, as most voltmeters are not rated to withstand a floating input of this magnitude.

Transformer A1T1 and transistor Q1 form an oscillator circuit whose power is provided by the +26V UNREG line. The primary winding is connected to the collector of Q1, and the feedback winding is connected to the base of Q1. A1T1 has two secondary windings: one supplies high voltage and the other, a filament voltage of 5.9 Vac to the CRT.

The high-voltage winding of A1T1 is tapped to provide a sine wave for the level shifters. The winding is also tapped at another point that is connected to the high-voltage multiplier, in which the voltage is quadrupled, rectified, and filtered. The resulting +9000 Vdc is applied to the post accelerator of the CRT. The full output of the secondary is rectified by A1CR1 and applied to the High Voltage Filter.

High Voltage Filter ⑤ and Feedback ⑥

The components C9, C10, and R13 filter out the 40-kHz ripple on the rectified high voltage from the high voltage transformer. The output of the filter is a nominal -2450 Vdc whose value is set by HV potentiometer R4 to the value marked on A1T1. This sets the CRT filament voltage to 5.9 Vac, the potential required for maximum CRT life. The output of -2450 Vdc goes directly to the cathode of the CRT and floats the filament at the same potential via R12. The CONT GRID and FOCUS GRID voltages are derived from this voltage. Feedback current for the Oscillator Bias Current Regulator is provided through R14 and C12.

Control Grid Level Shifter ⑦

WARNING

Turn power off before connecting or disconnecting a test probe. TP5 in this block is located near high voltage.

The CONT GRID voltage is referenced to the CATH voltage with an intensity control bias developed by means of a level shift circuit. This bias voltage is generated by a sine-wave signal, from a tap on a secondary winding of A1T1, that is coupled through A1C1. The top and bottom of the sine wave are clipped, with the top being clipped by diode CR8. The upper clipping level is set by INT LIM potentiometer R18. The bottom of the sine wave is clipped by the action of diode CR11. The lower clipping level is set by the CONTROL GATE voltage from XYZ Amplifier Assembly A6. The clipped sine wave is coupled through C14 to the rectifier circuit CR9 and CR10 to generate a dc bias voltage across R21. The dc level established is negative with respect to the cathode and is applied to the CRT control grid. Capacitor C15 removes 40-kHz ripple from the bias voltage and allows fast pulse signals to be coupled directly to the control grid. Neon tubes VR3 and VR4 go into conduction if the cathode-to-grid potential is greater than about 180 Vdc. This provides protection to the CRT and associated circuitry, especially during instrument turn-off. Spark gaps are provided to protect components from possible arcing between electrodes in the CRT.

With the CONTROL GATE input at the maximum level of +70 Vdc, the maximum clipping of the bottom of the sine wave occurs. This results in the smallest peak-to-peak swing of the sine wave, since the upper clipping level is held constant by the intensity limit divider network. The rectified and clipped sine wave is then at its minimum dc value, providing the minimum reverse bias of the control grid with respect to the cathode voltage. This provides maximum CRT intensity.

CAUTION

Misadjustment of INT LIM potentiometer R18 can permanently damage the CRT, in as little as 10 seconds, by allowing the grid-to-cathode to be forward biased.

INT LIM potentiometer R18 is set so that a +30 Vdc level at the CONTROL GATE input corresponds to the CRT beam cutoff point. The maximum CONTROL GATE voltage is +70 Vdc at maximum intensity. At this maximum level of 40 Vdc above cutoff, the control grid is still reverse-biased by 20 Vdc to 50 Vdc, depending on the CRT.

The control grid must not be allowed to go positive with respect to the cathode. If this should happen, permanent damage to the CRT (a hollow cathode) can occur in as little as 10 seconds. The symptom of a hollow cathode is that increasing the front-panel INTENSITY control at some point causes the CRT intensity to diminish rather than to continue increasing.

Zener diode VR5 protects the CRT cathode from any excessive voltage on the CONTROL GATE line that might result from a failure or misadjustment in XYZ Amplifier Assembly A6. It has a voltage limit of 75 Vdc, which, even in the worst case, results in a grid-to-cathode reverse bias of 10 Vdc.

The CONTROL GATE level, and hence the CRT intensity, is a function of the front-panel INTENSITY control. In digital storage modes, this level is modulated by the trace stroke length and by the type of information being refreshed in the display; i.e., traces, characters, and graticule illumination.

Focus Grid Level Shifter

WARNING

Turn power off before connecting or disconnecting a test probe. TP6 in this block is located near high voltage.

The FOCUS GRID voltage is set by a resistor divider string (R28, R29, R30, and front-panel FOCUS control) from the cathode with a dynamic focus correction bias developed by means of a level shift circuit. Zener diodes VR6 and VR7 clamp the FOCUS line voltage to +300 Vdc if the line should be opened. The wiper of FOCUS LIMIT potentiometer R29 is filtered by C18. The focus grid is a little more negative than this because of the bias voltage developed by the level shift circuit. This bias voltage is generated by a sine-wave signal from a tap on a secondary winding of A1T1. The signal is coupled through A1C2. The top and bottom of the sine wave are clipped, with the top being clipped by diode CR12. The upper clipping level is set at a fixed voltage by VR8. The bottom of the sine wave is clipped by the action of CR15. The lower clipping level is set by the FOCUS GATE voltage from XYZ Amplifier Assembly A6. The clipped sine wave is coupled through C19 to the rectifier circuit CR13 and CR14 to generate a dc voltage across R33. Capacitor C20 removes 40-kHz ripple from the bias voltage and also allows fast pulse signals to be coupled directly to the focus grid.

The FOCUS GRID signal provides dynamic focus correction to compensate for defocusing caused by changes in trace position and CONTROL GRID level. The CONTROL GRID level is itself dynamically changed as a function of trace stroke length. During the time the graticule illumination raster is being refreshed on the CRT, the FOCUS line is pulled to ground, defocusing the trace to give even background illumination.

Spark gaps are provided to protect components from possible arcing between electrodes of the CRT.





Figure 8-13. High-Voltage Power Supply A4, Component Locations

A4 HIGH-VOLTAGE POWER SUPPLY ASSEMBLY 08569-60005

WARNING HAZARDOUS VOLTAGES ARE PRESENT ON THIS ASSEMBLY

NO	SIGNAL	TO/FROM	FUNCTION BLOCK
1	ANLG GND	NOTE 5	
18	ANLG GND	NOTE 5	
2	ANLG GND	NOTE 5	
17	ANLG GND	NOTE 5	
3	NC		
4	FOCUS	APP3-9	H
19	FOCUS	APP3-9	H
20	CONTROL GATE	APP3-26	G
21	CONTROL GATE	APP3-26	G
8	FOCUS GATE	APP3-34	H
21	FOCUS GATE	APP3-34	H
7	NC		
22	NC		
23	NC		
8	NC		
24	NC		
10	-15V	A3J2-7	
11	-15V	A3J2-7	
12	+15V	A3J2-6	
27	+15V	A3J2-6	
13	+15V SW	APP1-20, 45	
28	+15V SW	APP1-20, 45	
14	REG GND	NOTE 5	
29	REG GND	NOTE 5	
15	+25V UNREG	A3J2-4	A
29	+25V UNREG	A3J2-4	A
16	HC GND	NOTE 5	
30	HC GND	NOTE 5	



SERIAL PREFIX: 2223A

- NOTES:
- REFERENCE DESIGNATORS WITHIN THIS ASSEMBLY ARE ABREVIATED. FOR COMPLETE REFERENCE DESIGNATOR, PREFIX ABBREVIATION WITH ASSEMBLY DESIGNATOR.
 - UNLESS OTHERWISE INDICATED: RESISTANCE IS IN OHMS (Ω), CAPACITANCE IS IN MICROFARADS (μF), INDUCTANCE IS IN MICROHENRIES (μH).
 - UNLESS OTHERWISE INDICATED, SIGNALS ENTER AT LEFT SIDE AND EXIT AT RIGHT SIDE OF FUNCTION BLOCKS.
 - WARNING**
TURN POWER OFF BEFORE CONNECTING OR DISCONNECTING PROBE. TEST POINT IS NEAR HIGH VOLTAGE.
 - HC GND CONNECTS TO HIGH CURRENT GROUND (HC GND) AT PLUG-IN POWER SUPPLY ASSEMBLY (SEE FIGURE 8-12). REG GND AND ANLG GND CONNECT TO CHASSIS (GND) AT MOTHERBOARD.
 - SYMBOLIC TABLE:

SYMBOLIC	DESCRIPTION
ACCEL	ACCELERATOR MESH
ASTIG	ASTIGMATION MESH
REG GND	REGULATOR GROUND
HC GND	HIGH CURRENT GROUND
HV	HIGH VOLTAGE
INT LIM	INTENSITY LIMIT
+15V SW	+15V SWITCHED

TEST POINTS 1 THROUGH 8 ARE SHOWN WITH WAVEFORMS IN ANALOG DISPLAY MODE. FOR OTHER MEASUREMENT CONDITIONS, SEE FIGURE 8-5.

WARNING HIGH VOLTAGE DISCONNECT AT CRT WITH CAUTION! DISCHARGE FIRST BY GROUNDING AT CRT CONNECTION!




FIGURE 8-14. HIGH-VOLTAGE POWER SUPPLY ASSEMBLY A4, SCHEMATIC DIAGRAM

A4

DATA CONVERTER ASSEMBLY A5, CIRCUIT DESCRIPTION

The Data Converter circuit has four major functions. First, it converts vertical analog information (VIDEO) from the RF plug-in to digital information (stroke data) for storage in Stroke Memory (A7). The Maximum Peak Detector, Minimum Peak Detector, Multiplexer, Analog to Digital Converter, and Decoding and Timing circuits perform this function, according to instructions from the Decoding and Timing circuit, which is controlled by the Processor Assembly, A7.

Second, the Data Converter processes stroke data from Stroke Memory to form the vertical deflection signal (DGTL Y) for the CRT. The Y Data Buffer and Digital Y Generator accomplish this function.

Third, the Digital X Generator generates a ramp (DGTL X) which sweeps the CRT beam horizontally for trace A, trace B, characters, and graticule illumination.

Fourth, Z Modulation modulates the CRT beam intensity so that short and long strokes have the same brightness (STROKE LEN).

Maximum Peak Detector **(A)**

The Maximum Peak Detector monitors the VIDEO input signal and holds its maximum input level until it is reset. Decoding and Timing resets the peak detector according to commands from Processor Assembly A7. A simplified schematic of the Maximum Peak Detector circuit is shown in Figure 8-15.




Figure 8-15. Simplified Maximum Peak Detector Schematic

The VIDEO input signal is fed to emitter follower Q24. (See detailed schematic, Figure 8-26.) When the VIDEO input is a positive-going voltage (more positive than the previous maximum), CR2 is forward biased, and hold-capacitor C5 is charged to a higher value. Since the gate of Q21B is tied to its source, the voltage at the source of Q21A is the same as the voltage at its gate. This voltage appears (after two emitter-base voltage drops) at the right side of differential pair Q26A and Q26B. MAX OFF potentiometer R1 adjusts the offset of this circuit for a gain of 1. U12 buffers the output.

MAX PK RESET from Decoding and Timing resets the Maximum Peak Detector. A 200ns, negative-going pulse from the MAX PK RESET line turns off Q18, allowing the gate of Q19 to be forward biased by +11V, through R14 and R15. The pulse turns on Q19 for a period of 200 ns and discharges C5.

U32 compares the input and output of the peak detector. A TTL high level is produced when the input is less than the output.

Minimum Peak Detector **(B)**

The Minimum Peak Detector monitors the VIDEO input signal and holds its minimum input level until it is reset. Circuit operation is the same as that of the Maximum Peak Detector except that supply polarities are reversed and PNP transistors are used instead of NPN transistors. A simplified schematic of the Minimum Peak Detector is shown in Figure 8-16.

When the VIDEO input is a negative-going voltage (more negative than the previous minimum), CR4 is forward biased and hold-capacitor C14 is charged to a more negative value. CR14 (see Figure 8-26) creates an




Figure 8-16. Simplified Minimum Peak Detector Schematic

offset between the output and the emitter of Q14. This ensures that the voltage across C14 is always negative for positive outputs from 0V to +1V. MIN OFF potentiometer R25 adjusts the offset of the Minimum Peak Detector. U13B compares the input to the output.

MIN PK RESET resets the Minimum Peak Detector. A negative-going pulse from the MIN PK RESET line turns on Q13, causing C14 to discharge.

Decoding and Timing

This circuit provides timing for the Maximum Peak Detector, the Minimum Peak Detector, and the Track and Hold circuits.

Initially, the processor requests a conversion, setting the REQ CONV line high. The D flip-flop, U30, delays the REQ CONV signal until it is clocked by a positive-going CNT1 signal. This delayed REQ CONV signal becomes the HOLD signal. When HOLD is high, it instructs the Track and Hold circuit to hold its peak value.

The HOLD signal also triggers a one-shot multivibrator, U29A, which produces a 200 ns pulse. This pulse is timing for the reset pulses that control the discharge of the hold-capacitors in the maximum and minimum peak detectors. The timing pulse passes to NAND gates U19A and U19C, together with Processor Assembly control lines IN SEL A and IN SEL B, which steer the reset pulses to either the Minimum Peak Detector or the Maximum Peak Detector. See Table 8-4 and Figure 8-17.

Table 8-4. Peak Detector Reset Pulses

	IN SEL A	IN SEL B
Minimum Detector Enabled	0	1
Maximum Detector Enabled	1	0
VIDEO (Analog mode) Both detectors disabled	0	1
SWEEP (Analog mode) Both detectors disabled	1	1

U29B is a one-shot multivibrator, which is triggered by the 200 ns timing pulse. The U29B output of 500 ns goes to NAND gates U20A and U20B, together with inputs from comparators U13 and U32. When the 500 ns pulse is high, a high from comparators U13 and U32 will set flip flops U31A and U31B, respectively. This indicates that the VIDEO signal level rose and fell, indicating it has noise characteristics: L NOISE is low.

When L NOISE is low, the CPU (A7) determines the amplitude of the noise display by sampling the minimum and maximum peak detector outputs.




Figure 8-17. Data Converter Timing

Multiplexer

The Multiplexer switches inputs to the Track and Hold circuit, according to the logic states of IN SEL A and IN SEL B. The signals switched are the outputs of the maximum or minimum peak detectors, VIDEO, or SWEEP. Table 3-5 is a truth table for the Multiplexer.

Table 8-5. Multiplexer Truth Table

IN SEL A	IN SEL B	MULTIPLEXER OUTPUT (PIN 13)
0	0	Minimum Peak Detector
1	0	Maximum Peak Detector
0	1	VIDEO
1	1	SWEEP

The components at pins 7 and 16 of U10 are voltage dividers and filters for the U10 power supplies.

The SWEEP input is attenuated and offset by divider networks R52 and R53, and R50 and VR1. The sweep ramp, -5V to +5V, is changed to a ramp of 0V to +1V. VR1 is temperature compensated.

Track and Hold

This circuit holds or tracks its input signal (maximum or minimum peak detector outputs, VIDEO, or SWEEP). Figure 8-18 is a simplified schematic of the circuit.

When tracking, HOLD (from Decoding and Timing) is low, Q7 is off, and FET switch Q8 is on (closed). (See Figure 8-26.) The voltage across C28 tracks the input voltage. The capacitor voltage passes to the high impedance X10 amplifier formed by Q10A, Q10B, U9, and resistors R69, R70, and R71.

When the Track and Hold circuit is holding, HOLD is high. Q7 is on, and FET switch Q8 is off (open). The input signal charges hold-capacitor C28, and C28 holds its charge.

U9 maintains equal voltages at the gates of Q10A and Q10B. As U9 amplifies its input by 10, it varies the voltage at the gate of Q10B to maintain equal current through identical resistors, R67 and R68. When the input exceeds about 1.2 volts, U9 begins to saturate, and it can no longer maintain equal current through R67 and R68; the voltage at its inputs begins to differ. CR15 limits the difference between the U9 inputs to 0.6 volts.




Figure 8-18. Simplified Track and Hold Schematic

U9 is normally not saturated because the input signals from the Multiplexer usually do not exceed 1.2V. The $-5V$ to $+5V$ sweep signal is attenuated to a $0V$ to $+1V$ ramp in the Multiplexer circuit. Vertical signals from the minimum and maximum peak detectors, and the VIDEO signal can exceed 1.2 volts when the spectrum analyzer display scale is set to 1 dB/DIV.

Q11A, Q11B, and Q9 form an input voltage follower.

Analog to Digital Converter

The Analog to Digital Converter converts the analog voltage from Track and Hold to digital information. The CPU stores this data in Stroke Memory (A7).

Using internal sensing resistors, U6 senses the analog voltage from Track and Hold and a programmed current from the successive approximation register, U8. The resulting currents are compared in U6 and the difference generates an error voltage at pin 15. The error voltage causes comparator U7 output to go high or low. The comparator output, fed back to U8, determines whether the bits that generated the programmed current in U6 should be a high or low state.

When HOLD is high, the successive approximation register (SAR) cycle begins. Initially, all of the output bits from U8 are set high. Then each of the bits is set low one at a time, successively from the most significant bit (MSB) to the least significant bit (LSB). The value of the SAR output changes by one half, as each bit is set low. As each bit is set low, U6 compares the analog voltage from the Track and Hold circuit to the programmed current from the SAR. If the current produced by the analog voltage is lower than the programmed current, comparator U7 output is low. The U7 output is fed back to the SAR. If the output of U7 is low, the data bit in the SAR that was set low, remains low. If the output of U7 is high, the data bit in the SAR that was set low, becomes high. The next bit is then set low, and the comparison process begins again. The ADC BUSY line signals the completion of the conversion.

CNT 1 is the clock for this process. When the HOLD signal is low, U8 is reset.

Since the CPU in Processor Assembly A7 can process only 8 bits of data at a time, the 10 bits of data are changed to one 8-bit byte and one two-bit nibble. When ADC HI BYTE is high (address \$1), 3-STATE buffers U27 and U28 output the eight high order bits to the Data Bus. When ADC LO BYTE is high (address \$0), U27 outputs the two low order bits to the Data Bus.

Y Data Buffer

The Y Data Buffer routes data from the Data Bus to the Digital Y Generator and Z Modulation. It processes 11 bits of data: 10 bits of vertical display information and 1 bit of blanking information. It stores this data temporarily on scratch pad memories U21, U22, and U23, which are 16-bit (4×4) RAMs. STRK DATA STRB write-enables the RAMs. STROKE SEL selects the output which is read by digital to analog converters U14 and U1. STROKE SEL, after inversion by U17, chooses the set of inputs onto which the Data Bus writes.

Inputs to DAC U14 are the most significant eight bits of data from buffers U21 and U22. U14 converts this digital data to analog current. This current passes to the Z Modulation circuit.

Digital Y Generator

Data from the Y Data Buffer provides vertical display information which represents the traces on the CRT. The Digital Y Generator circuit generates a vertical signal for the CRT when the instrument is in the digital display mode.

The HP 853A Display mainframe draws 512 strokes per sweep: one stroke for every bucket of the horizontal axis. The Digital Y Generator determines the slope of each stroke by comparing the vertical value of the last bucket, to the vertical value of the next bucket. The difference in value is proportional to the slope of the trace.

A simplified schematic is shown in Figure 8-19. DAC U1 provides an output current proportional to the vertical value of the next bucket. A current proportional to the vertical value of the last bucket is produced in R99 and R100 when C47, the hold capacitor, is charged through Q1 during the sample interval. The currents are summed in a current node at the source of Q4. The summed current is passed to integrator U3 which produces a ramp. The ramp, DGTL Y, has a slope proportional to the difference between the currents at the summing node.




Figure 8-19. Simplified Digital Y Generator Schematic

DGTL Y is produced in two steps. In the first step, the circuit is holding the last value of Y. STRK GEN TIMG from the Processor Assembly is low for $1 \mu s$, and FET switches Q1, Q2 and Q3 are on (closed). (See Figure 8-20.) The output of U3, the last value of Y, is stored on C47. FET switch Q4 is off (open).

In the second step the circuit is sampling current. STRK GEN TIMG is high for $6 \mu s$, and Q1, Q2 and Q3 are off. Q4 is on. (See Figure 8-21.) The voltage stored on C47 during the hold interval now appears across R99 and R100. The current through R99 and R100 is added with current from U1 at the source of Q4, and is passed to the integrator, U3. U3 produces a ramp, DGTL Y.




Figure 8-20. Holding Y




Figure 8-21. Sampling Y

An RLC network is formed by R117, L7, and C47, which allows C47 to charge and stabilize in $1 \mu\text{s}$.

Potentiometer R97, Y GAIN, adjusts the DAC current that represents full vertical scale deflection.

Transistor Q3 minimizes leakage through Q4, during the period when C47 is holding.

Z Modulation ①

The Z Modulation circuit varies the intensity of the CRT trace according to the stroke length, so that both long and short strokes have the same brightness.

The Z Modulation circuit acts as an absolute magnitude detector. The outputs of DAC U14 and U2 are proportional to the positions of the next data point and last data point, respectively. These outputs are summed at the input of U15. The current at the summing node is bidirectional and is converted to a unidirectional voltage, which is proportional to the length of the trace.

Figure 8-22(A) represents the Z Modulation circuit when the net current at the summing node is moving away from the input of U15. The output of U15 becomes positive, turning CR13 on. The voltage out of U16 is equal to the voltage at its input plus the voltage across R109, or $I \times R109$.




Figure 8-22. Simplified Z Modulation Schematic

Figure 8-22(B) represents the Z Modulation circuit when the net current at the summing node is moving toward the input of U15. The output of U15 becomes negative, turning CR10 on. The voltage out of U16 is equal to the voltage across R109, or $I \times R109$.

C83 provides high frequency compensation.

R104, INTEN EQ, adjusts intensity evenness for long and short strokes.

Digital X Generator ①

The Digital X Generator produces the sawtooth ramp, DGTL X. The display sequence is trace A, graticule illumination, trace B, and characters. (See Figure 8-23.) This sequence repeats itself continually at an approximate rate of 55 Hz, and should not be confused with the sweep rate controlled by the front-panel SWEEP TIME/DIV control. Traces A and B are swept from right to left. Graticule illumination and characters are swept from left to right.

U26 and C41 form the integrator that produces the DGTL X sawtooth ramp. The slope of the ramp is varied by the currents through resistors R85, R86, and R87, which are summed at the source of Q23, (See Figures 8-24 and 8-26.)

U4A and U4B are voltage sources for the bias currents through R85, R86, and R87. The voltage from U4A is routed by multiplexer U5 to either R86 or R87, depending on the states of DSPL TRACE and DSPL CHAR.




Figure 8-23. Digital X Generator Timing

U5 is a CMOS device. It reacts to input logic levels by pulling its corresponding outputs to its supply voltage levels, which are approximately +5V and ground. If the input voltage exceeds +2.5V, the output voltage is +5V; if the input voltage is less than +2.5V, the output is at ground. U4B is the voltage source for the bias current through R85.

The L X CLAMP R line resets the integrator output to 0V, so that traces A and B always start at the same place at the right side of the CRT display. When L X CLAMP R is low, Q5 turns on and CR11 is reverse-biased. This turns on Q22, discharges C41, and sets U26 output to 0V.

The X HOLD LEFT line opens the input to integrator U26, thus stopping the ramp output. This ensures that the first character displayed is always positioned at the left side of the CRT display. When X HOLD LEFT is high, Q6 is off and Q23 is on; the summed currents from R85, R86, and R87 pass to U26 and are integrated. When X HOLD LEFT is low, Q6 is on, turning off Q23; the current path to the U26 input is opened, and integration stops.

The X HOLD LEFT signal is active during mixed mode only, at sweep speeds of 5 ms/DIV or faster (10 ms/DIV or faster if in digital average display mode). At these sweep times, there is insufficient time for digital display circuitry to convert analog information to digital data and store it. To maintain display information, a mixed mode takes place in which both analog and digital information are displayed on the CRT: the graticule illumination and characters are digital information; traces A and B are analog information (VIDEO) from the spectrum analyzer plug-in. A number of complete sweeps must be displayed to maintain uniform brightness of the analog trace. Q23 is held open by the X HOLD LEFT. This delays the start of character sweep until X HOLD LEFT returns to its normally low state. (For detailed description, refer to Counter section of Processor Assembly A7 circuit description.)

The ramp out of integrator U26 is from -1.0V to 0V. The X OFF adjustment in resistor divider network R91, R92 and R93 shifts the ramp by 1V, changing the output to 0V to +1.0V at TP4 (DGTL X).




Figure 8-24. Simplified Digital X Generator Schematic

A5
DATA CONVERTER ASSEMBLY
00853-60007











FIGURE 8-25. DATA CONVERTER ASSEMBLY A5. COMPONENT LOCATIONS



SEE NOTE 8


**SERVICE
INFORMATION**

CON'T

MODEL 853A

A5 DATA CONVERTER ASSEMBLY
00853-60007 (SHEET 1 OF 2)

PIN	SIGNAL	TO/FROM	FUNCTION BLOCK
1	+15V	A3J2-6	K
26	+15V	A3J2-6	K
2	ANLG DND	NOTE 5	K
27	ANLG DND	NOTE 5	K
3	-15V	A3J2-7	K
28	-15V	A3J2-7	K
4	DSTL Y	ABP1-19	H
29	DSTL X	ABP1-43	J
5	STROKE LEN	ABP1-35	I
30	DSTL CHAR	A7J2-12	J
6	L X CLAMP R	A7J2-14	J
31	DSTL TRACE	A7J2-13	J
7	STROK BLNK L CHD	A7J2-16	G
32	STROKE BLNK	A7J2-15	G
8	STROK GEN TRIG	A7J2-19	H
33	STROK DATA STRB	A7J2-17	G
9	X HOLD LEFT	A7J2-21	J
34	STROKE SEL	A7J2-18	G
10	D7	A3J2-23	G
31	D8	A3J2-22	G
11	D9	A3J2-25	F, G
36	D8	A3J2-24	F, G
12	D11	A3J2-27	F, G
37	D10	A3J2-26	F, G
13	D13	A3J2-29	F, G
38	D12	A3J2-28	F, G
14	D15	A3J2-31	F, G
39	D14	A3J2-30	F, G
15	ADC HIBYTE	A7J2-35	F
40	ADC BUSY	A7J2-33	F
16	IN SEL A	A7J2-39	F, D
41	ADC LOBYTE	A7J2-37	F
17	REG DOWV	A7J2-43	D
42	IN SEL B	A7J2-40	C, D
18	ADC CLK	A7J2-44	F, D
43	NC		
19	LNOISE	A7J2-43	D
44	SNEEP	ABP1-42	A, C
20	BUFFER DND	NOTE 5	K
45	BUFFER DND	NOTE 5	K
21	+5V	A3J2-12	K
46	+5V	A3J2-13	K
22	DSTL DND	NOTE 5	K
47	DSTL DND	NOTE 5	K
23	NC		
48	NC		
24	NC		
49	NC		
25	RETURN	NOTE 5	K
50	VIDEO	ABP1-19	A, C




SERIAL PREFIX: 2223A


FIGURE 8-26. DATA CONVERTER ASSEMBLY A5, SCHEMATIC DIAGRAM (1 OF 2)

A5


TEST POINT 4









TEST POINT 3



TEST POINT 2



SEE NOTE 6



- NOTES:
1. REFERENCE DESIGNATORS WITHIN THIS ASSEMBLY ARE ABBREVIATED. FOR COMPLETE REFERENCE DESIGNATION, PREFIX ABBREVIATION WITH ASSEMBLY DESIGNATION.
 2. UNLESS OTHERWISE INDICATED: RESISTANCE IS IN OHMS (Ω), CAPACITANCE IS IN MICROFARADS (μF), INDUCTANCE IS IN MICROHENRIES (μH).
 3. ASTERISK (*) DENOTES FACTORY SELECTED COMPONENT, NOMINAL VALUE IS SHOWN.
 4. UNLESS OTHERWISE INDICATED, SIGNALS ENTER AT LEFT SIDE AND EXIT AT RIGHT SIDE OF FUNCTION BLOCKS.
 5. ALL GROUNDS CONNECT TO CHASSIS (GND) AT MOTHERBOARD.
 6. ALL TEST POINTS SHOWN WITH SPECTRUM ANALYZER IN DIGITAL MODE. WHEN VIEWING TESTPOINTS 9-12, EXTERNALLY TRIGGER OSCILLOSCOPE WITH REAR PANEL BLANK (LEFT) OUTPUT. SEE TABLE B-3 FOR OTHER MEASUREMENT CONDITIONS.
 7. MNEMONIC TABLE:
- | MNEMONIC | DESCRIPTION |
|--------------|---------------------------------|
| ADC CLK | ANALOG TO DIGITAL CLOCK |
| ADC HI BYTE | ADC HIGH BYTE |
| ADC LO BYTE | ADC LOW BYTE |
| ADC OUT | ANALOG TO DIGITAL CONVERTER OUT |
| DOTL X | DIGITAL X |
| DOTL Y | DIGITAL Y |
| DSPL CHAR | DISPLAY CHARACTERS |
| DSPL TRACE | DISPLAY TRACE |
| IN SEL A | INPUT SELECT A |
| IN SEL B | INPUT SELECT B |
| L X CLAMP R | LOW X CLAMP RIGHT |
| MAX PK RESET | MAXIMUM PEAK RESET |
| REQ CONV | REQUEST CONVERSION |
| STROKE BLNK | STROKE BLANK |
| STROKE LEN | STROKE LENGTH |
| STROKE SEL | STROKE SELECT |
8. DASHED LINE REPRESENTS SHIELD.

XYZ AMPLIFIER ASSEMBLY A6, CIRCUIT DESCRIPTION

The XYZ Amplifier Assembly amplifies analog or digital signals to drive the horizontal and vertical deflection plates of the CRT. DGTL Y, VIDEO, DGTL X and SWEEP are amplified in voltage to current converters and then in current to voltage converters before passing to the CRT deflection plates.

So that characters, scale illumination, and traces will have proper intensity and focus, this assembly modulates Z-Axis intensity and focus according to modulation and blanking signals from the Processor, Data Converter, and Interface Assemblies. The Voltage to Current Converter, Z-Axis converts modulation voltages to current sources. These current sources are summed and amplified in current to voltage converters that drive the control and focus grids of the CRT.

Digital/Analog Switch (X and Y) **A**

This switch steers VIDEO or DGTL Y to the Voltage to Current Input Amplifier, Y-Axis **B**, and SWEEP or DGTL X to the Voltage to Current Input Amplifier, X-Axis **C**. See Figures 8-27 and 8-34.




Figure 8-27. X and Y Amplifiers

Switch U2 contains four single-pole, single-throw, JFET analog switches connected as two double-pole, double-throw switches. U2B and U2C are normally closed. U2A and U2D are normally open.

When digital display modes are selected, or during character and graticule illumination display when in mixed mode, HDGTL is high. DGTL Y and DGTL X from Data Converter Assembly A5 pass to the Voltage to Current Input Amplifiers. (For detailed description of mixed mode, refer to Counter section in Processor Assembly A7 circuit description.)

When analog display mode is selected, HDGTL is low and VIDEO and SWEEP pass to the Voltage to Current Input Amplifiers.

Voltage to Current Input Amplifier, Y-Axis **B**

This circuit converts its input voltage to two current sinks which drive the Output Driver Amplifier A, Y Axis and Output Driver Amplifier B, Y Axis. The nominal input is 0V to +.8V. The two current sinks are proportional to the voltages present at the two CRT deflection plates. These current sinks are complimentary and are produced by a series of differential amplifiers. See Figure 8-28.

Figure 8-28 shows the Voltage to Current Input Amplifier containing three differential pairs. To understand the amplifier, first assume that the base of Q5 is at 0V and bias resistors R19* and R21* are equal. For this case, the entire amplifier is balanced and output currents I_1 and I_2 are equal.




Figure 8-28. Voltage to Current Input Amplifier, Y Axis

In the actual circuit, R19* and R21* are not equal. Full screen deflection occurs when VIDEO (or DGTL Y) is at 0.8V. Midscreen deflection occurs when 0.4V is present at the base of Q5.

Ideally, R19* and R21* are selected so that the collector voltages of Q6 and Q16 are equal and the output currents, I₁ and I₂, are equal when 0.4V is present at the base of Q5. In practice, however, the resistors are selected to provide midscreen CRT deflection with 0.4V applied.

Voltage levels for troubleshooting are indicated on the XYZ Amplifier Schematic, Figure 8-34, and on Figure 8-28. For these measurements, first put the HP 853A in digital display mode and then short the base of Q5 to ground. This unbalances the output current I₁ and I₂, and causes the CRT beam to be at the bottom of the CRT display, if the amplifier is operating correctly. Since the amplifier stages are dc coupled, any errors present in one stage will be repeated in following stages.

All six stages have current gain, but only Q6 and Q16 have significant voltage gain.

Front panel control, Y POSN, varies the base voltage of Q15 by a few tenths of a volt. This offsets the amplifier to adjust CRT beam reflection.

Y GAIN adjustment R30 compensates for varying deflection factors of different CRTs. Resistor R29* is selected to optimize the range of R30.

Voltage to Current Input Amplifier, X Axis ③

This circuit operation is identical to the Voltage to Current Input Amplifier, Y Axis, except that the nominal input voltage range is from 0V to +1.0V. Grounding the base of Q26 causes the CRT beam to go to the left of the display if the amplifier is operating correctly.

Output Driver Amplifier A, Y-Axis ④

Output Driver Amplifier B, Y-Axis ⑤

These two amplifiers are current to voltage amplifiers and are identical. Amplifier A is driven by Q17, which is the non-inverting output of the Voltage to Current Input Amplifier, Y-Axis. Amplifier B is driven by the inverted output, Q7. Amplifiers A and B are both wideband, inverting amplifiers that drive the CRT vertical deflection plates. Amplifier A is described.

Emitter follower Q19 can be ignored as a current path for low frequency operation. It is ac coupled to Q8 and Q21 to improve the high frequency performance of the circuit.

First, assume that the input to amplifier A is open and that all the transistors have infinite beta and no base current. The base voltage of Q8 is approximately +0.6V. The base voltage of Q21, determined by the drop across R58 and R59, is approximately +148V. This sets the emitter and collector current of Q21 to about 7 mA.

Now assume that the input of amplifier A is connected to the input amplifier (Q17). Any current sunk by the input amplifier is supplied by Q21 and Q8 through R57. Current, amplified by Q20, is coupled to Q21 through C10, and coupled to Q8 through R61. Transistors Q8 and Q20 have high voltage outputs, which increase as current through the feedback loop, R57, increases. This feedback is 180° out of phase with the input to amplifier A. Thus, the input voltage to amplifier A remains at 0V. For every milliamperere of current sunk by the input amplifier, the output voltage of amplifier A rises +23.7V.

The combined voltage gain of the Voltage to Current Input Amplifier, Y-Axis and the Output Driver Amplifier A, Y Axis is about 120.

The collector current of Q8 is 7 mA, since any current through R57 into the base of emitter follower Q20 increases the voltage at the base of Q8, which is turned on sufficiently to sink 7 mA.

Diodes at amplifier A output protect against CRT arcing.

Output Driver Amplifier A, X-Axis ⑥

Output Driver Amplifier B, X-Axis ⑦

The operation of these circuits is identical to Output Driver Amplifiers A and B, Y Axis.

Z Multiplexer ①

The Z Multiplexer, U4, selects intensity modulation voltages that represent varying intensities for scale illumination, traces, and characters displayed during digital or analog mode. The Voltage to Current Converter, Z-Axis converts the Z Multiplexer output to current sources that drive the control gate and control grid amplifiers. See Figure 8-29. The inputs to U4 are controlled by GRAT EN and L INTEN MOD.

Front panel control SCALE INTEN varies the intensity of graticule illumination. Front panel control INTEN varies the intensity of traces and characters.




Figure 8-29. Z Multiplexer

Voltage to Current Converter, Z-Axis **J**

This circuit converts its input voltage from the Z Multiplexer to two current sinks that drive the Control Gate Amplifier and the Focus Gate Amplifier.

Common emitter amplifiers Q3 and Q13 provide one current sink; Q4 and Q14 provide the other current sink. The differential amplifier pair, Q3 and Q4, have a nominal input voltage range from 0V to +1V. CR8, R118, and R117 form a diode clamp and voltage divider so that the voltage difference to the amplifier pair never exceeds 1V.

Transistor Q13 forms a current sink inversely proportional to the intensity level. Transistor Q14 forms a current sink inversely proportional to the intensity level.

INTEN GAIN adjustment R124 controls the relative gain of the inverting and noninverting side of the amplifier.

Test point 13, at the base of emitter follower Q25, may be shorted to ground for troubleshooting. This blanks the CRT. Voltage levels noted in function block J on the schematic diagram, Figure 8-34, apply when TP13 is grounded.

Dynamic Focus, X-Axis **H**

This circuit sinks varying amounts of current from the Focus Gate Amplifier **N** to maintain sharp focus as the X input is swept. Figure 8-30 shows that the current sink is an exponential function of the absolute value of X. Emitter current of Q40 and Q41 is a function of the voltage difference at the bases of Q40 and Q41. When $X+$ (TP9) is high, and $X-$ (TP10) is low, Q40 turns on, sinking more current. When the CRT beam is at midscreen, $X+$ equals $X-$, and the voltage difference at the bases of Q40 and Q41 is zero.

Resistor R90* is a factory select part and adjusts the amount of dynamic focus compensation. Diodes CR5 and CR6 provide temperature compensation.

Focus Gate Amplifier **N**

The Focus Gate Amplifier supplies a correction voltage to the focus grid of the CRT. Figure 8-31 is a simplified schematic of the Focus Gate Amplifier. Focusing varies as front panel intensity, stroke length, and horizontal




Figure 8-30. Current Source, DYN Focus

position change. Currents inversely proportional to these signals are summed at a current node; the current is amplified to produce the CONTROL GATE output. The CRT beam defocuses during graticule illumination.

The DYN FOCUS signal is a current sink proportional to the horizontal position of the CRT beam. (Refer to Figure 8-34.) When GRAT EN is high during graticule illumination, Q2 turns on and sinks DYN FOCUS current to ground; the voltage level at the base of Q11 is zero, and the beam defocuses, producing uniform graticule illumination.

When GRAT EN is low, Q2 turns off. This allows the summing of DYN FOCUS current with current from the Z Multiplexer (via Q1) that is inversely proportional to stroke length or intensity.

Transistor Q1 has low input impedance and high output impedance. It isolates the summing-current node at Q11 from the Z Multiplexer.

The correction voltage at FOCUS GATE varies from +5V to +70V.




Figure 8-31. Focus Gate Amplifier, Simplified Schematic

Control Gate Amplifier

Analog Blanking

Analog/Digital Blanking Select

The Control Gate Amplifier is a current to voltage amplifier similar to the Focus Gate Amplifier. It drives the control grid of the CRT. Beam current, proportional to stroke length or intensity, is amplified to produce the control grid voltage (CONTROL GATE) which varies from +25V to +70V. Figure 8-32 is a simplified schematic of the Control Gate Amplifier.

Blanking switch Q24 turns off the beam current according to the logic levels of analog and digital blanking signals, ANLG BLNK (TTL) and LDGTL BLNK.

In the Analog/Digital Blanking Select circuit, the ANLG/LDGTL signal (from A7) steers either LDGTL BLNK or ANLG BLNK (TTL) to pin 8 of U3. A logic high from U3 turns off Q24, shutting off current to the current to voltage amplifier. The beam is blanked; CONTROL GATE is at +25V. Diodes CR15 and CR16 ensure that no current passes to U3 when Q24 is conducting. Resistor R150 is a pull-up resistor.

The Analog Blanking circuit converts ANLG BLNK to TTL levels, for compatibility with U3. Transistor Q10 is always on, with base current of 1 mA. When ANLG BLNK is high, Q10 collector current is 3 mA and the voltage at TP12 is +4V. The CRT beam is blanked if ANLG/LDGTL is high. When ANLG BLNK is low, Q10 collector current is 1 mA and TP12 is at 0V, approximately. This blanks the CRT beam if ANLG/LDGTL is low.




Figure 8-32. Control Gate Amplifier, Simplified Schematic

A6
XYZ AMPLIFIER ASSEMBLY
00853-80005















FIGURE B-33. XYZ AMPLIFIER ASSEMBLY A6, COMPONENT LOCATIONS















SEE NOTE 7

MODEL 853A

A6 XYZ AMPLIFIER ASSEMBLY
00853-80005 (SHEET 1 OF 2)





PIN	SIGNAL	TO/FROM	FUNCTION BLOCK
1	CTL GATE GND	NOTE 8	O
2	CTL GATE GND	NOTE 8	O
3	CTL GATE GND	NOTE 8	O
4	ANLG/DOTL	A7J2-38	L
5	NC		
6	NC		
7	DOTL BLNK	A7J2-20	L
8	ANLG BLNK	A9J1-4	K
9	2 MOD	A3AJ1-8	I
10	SCALE INTEN	A3AJ1-8	I
11	FOCUS GATE	A4P1-8, 21	N
12	STROKE EN	ASP1-5	I
13	INTEN GRAT EN	A3AJ1-11	I
14	L INTEN MOD	A7J2-32	I
15	X POSN 2	ASP1-5	C
16	X POSN 1	ASP1-5	C
17	NC		
18	Y POSN	ASP1-11	B
19	SWEEP	A9J1-14	A
20	DOTL Y	ASP1-4	A
21	DOTL X	ASP1-20	A
22	+10V	A3J2-1	O
23	+10V	A3J2-1	O
24	+10V	A3J2-5	O
25	+10V	A3J2-2	O
26	ANLG GND	NOTE 8	O
27	ANLG GND	NOTE 8	O
28	-10V	A3J2-7	O
29	NC		
30	RETURN	NOTE 8	B
31	VIDEO	A9J1-13	A
32	VIDEO	ASP1-20	A



SERIAL PREFIX: 2223A


FIGURE 8-34. XYZ AMPLIFIER ASSEMBLY A6, SCHEMATIC DIAGRAM (1 OF 2)

A6



SEE NOTE 7

A6 XYZ AMPLIFIER ASSEMBLY
00853-60005 (SHEET 2 OF 2)



- NOTES:
1. REFERENCE DESIGNATORS WITHIN THIS ASSEMBLY ARE ABBREVIATED. PREFIX ABBREVIATION WITH ASSEMBLY NUMBER FOR COMPLETE REFERENCE DESIGNATOR.
 2. UNLESS OTHERWISE INDICATED: RESISTANCE IN OHMS (Ω), CAPACITANCE IN MICROFARADS (μF), INDUCTANCE IN MICROHENRIES (μH).
 3. ASTERISK (*) DENOTES FACTORY SELECTED COMPONENT. NOMINAL VALUE IS SHOWN.
 4. UNLESS OTHERWISE INDICATED, SIGNALS ENTER AT LEFT SIDE AND EXIT AT RIGHT SIDE OF FUNCTION BLOCKS.
 5. SEE FIGURE 8-8 FOR CONNECTIONS.
 6. MNEMONICS TABLE:
- | MNEMONICS | DESCRIPTION |
|-----------------|----------------------------|
| ANLG BLNK | ANALOG BLANK |
| ANLG BLNK (TTL) | ANALOG BLANK IN TTL LEVELS |
| ANLG/ DOTL | ANALOG/LOW-DIGITAL |
| L DOTL BLNK | LOW DIGITAL BLANK |
| DYN FOCUS | DYNAMIC FOCUS |
| Z MOD | Z MODULATION |
| SCALE INTEN | SCALE INTENSITY |
| INTEN | INTENSITY (TRACE) |
| L INTEN MOD | LOW INTENSITY MODULATION |
| GRAT EN | GRATICULE ENABLE |
| X POSN 1 (2) | X POSITION 1 (2) |
| CTL GATE | CONTROL GATE GROUND |
| DOTL Y | DIGITAL Y |
| STROKE LEN | STROKE LENGTH |
| HDDTL | HIGH DIGITAL |
7. TEST POINT 11 IS SHOWN WITH SPECTRUM ANALYZER IN DIGITAL MODE. ALL OTHER TEST POINTS ARE SHOWN WITH SPECTRUM ANALYZER IN ANALOG MODE. WHEN VIEW-14-17, EXTERNALLY TRIGGER OSCILLOSCOPE WITH HP853A REAR PANEL BLANK (DEFLT) OUTPUT. SEE TABLE 8-3 FOR OTHER MEASUREMENT CONDITIONS. TO MAKE VOLTAGE MEASUREMENTS IN FUNCTION BLOCKS B THROUGH G, FIRST PUT HP853A IN DIGITAL MODE AND THEN GROUND BASE OF Q1 OR Q29. TO MAKE VOLTAGE MEASUREMENTS IN FUNCTION BLOCK J, GROUND TP13. VOLTAGES INDICATED IN VOLTS.
 8. ALL GROUNDS CONNECT TO CHASSIS (GND) AT MOTHERBOARD.

SERIAL PREFIX: 2223A

FIGURE 8-34. XYZ AMPLIFIER A6, SCHEMATIC DIAGRAM (2 OF 2)

A6




Figure 8-35. Processor Clocks Referenced to CLK #0

PROCESSOR ASSEMBLY A7, CIRCUIT DESCRIPTION

The Processor Assembly controls the HP 853A mainframe, which consists of two functional systems: the Input System and the Output System. (See General Circuit Description and Figure 8-5.) The central processing unit (CPU) and counter control these systems:

- The CPU controls conversion of sweep, video, and front-panel signals to digital data, and stores it in memory.
- The counter converts digital data to analog information and displays it on the CRT.

CPU and Program ROM **A**

The CPU, U50, manipulates data using the address bus, A0 through A15, and the data bus D0 through D15. (Refer to Data Multiplexer.) The address bus specifies the hardware or memory location that is to supply or receive data on the data bus. The CPU stores data in Stroke Memory or System Memory **F** **G**. It also fetches data from Stroke and System memory, and the Program ROM **A**, U34, which is a read-only memory that contains instructions for the CPU.

This circuit has the following control lines.

L ROM EN (low ROM enable) switches the multiplexers in System Memory and Stroke Memory. When L ROM EN is high, the CPU address bus addresses memory. The CPU Program ROM is disabled and the CPU controls the data on the data bus, D0 through D15. When L ROM EN is low, the counter bus addresses memory and controls the data on the data bus, D0 through D15. While the Counter controls the data bus, the Program ROM is enabled, and the CPU fetches a command for its own internal operation, using the CPU data bus lines d0 through d7.

LR/W (low-read/write) and **R/LW** (read/low-write). LR/W determines the direction of data through the Data Multiplexer **B**. When LR/W is low, data passes from the Data Multiplexer to the CPU. LR/W and R/LW control HP-IB data flow through U24, in the HP-IB Interface and Sweep Status Interface **L**.

L CPU RESET (low CPU reset) restores the CPU to its initial state. When power is initially turned on, comparators U53A and U53B generate the L CPU RESET pulse, which remains low until the +5V supply exceeds about +4V. Capacitor, C1, and R3 cause a delay which holds the voltage at pin 1 of U53 low for about 200 ms. The L CPU RESET pulse may also be generated by grounding TP5.

All clocks are 2 MHz, except DOT CLK, which is 4 MHz. Figure 8-35 shows clock waveforms, all referenced to CLK (\emptyset).

Data Multiplexer **B**

The CPU processes eight bits of data at a time. The data multiplexer converts the 8-bit CPU data bus, J7 through d0, to a 16-bit data bus, D15 through D0. Table 8-6 shows how the busses correlate.

When accessing System Memory, the CPU processes data on data lines D7 – D0 through transceiver U20.

When accessing Stroke Memory, the CPU processes data on data lines D15 – D0 through transceivers U20, U21, and U22. The CPU processes Stroke Memory in three steps:

- First, U20 is enabled, and eight bits, D15 – D8, which correspond to CPU data bits d7 – d0, are processed.
- Second, U21 is enabled, and four bits, D7 – D4, which correspond to CPU data bits d7 – d4, are processed. The CPU ignores CPU data bits d3 – d0.
- Third, U22 is enabled, and four bits, D3 – D0 which correspond to CPU data bits d7 – d4, are processed. Again, the CPU ignores CPU data bits d3 – d0.

Table 8-6. 8-Bit CPU Data Bus and 16-Bit Data Bus Correlation

8-Bit CPU Data Bus	Translates to 16-Bit Data Bus	System Memory Data Contents	Stroke Memory Data Contents
d7-d0	D15-D8	Character Buffers, CPU Scratch Pad & Stack	8 MSB Stroke Data
u7-d4	D7-D4	Not Used	4 LSB Stroke Data
d7-d4	D3-D0	Not Used	Blanking Data

Control lines from U15, U57B, and U57D enable trceivers U20, U21, and U22. When L ROM EN is high, and pins 4 and 5 of U15 are low, U15 is enabled. A10 and A11 determine which U15 output is active (low).

Stroke Memory and Multiplexer

Stroke Memory contains four static read/write, random access memory (RAM) chips, U8, U9, U10, and U11 that receive and send data on the data bus. These RAMs are accessed by a 10-bit address, AD0-AD9. Multiplexers U40, U41, and U42 route commands from the CPU, Counter, and Memory and I/O Select Generator to these RAMs.

Stroke data is stored in stroke memory as 1024 16-bit words. There are 512 words for trace A and 512 words for trace B. These words correspond to 512 positions on the CRT display, located across the CRT's horizontal axis. A 16-bit word is processed as one 8-bit byte and two 4-bit nibbles. Table 8-7 lists the contents of Stroke Memory.

The high byte of stroke data, D15 - D8, contains the 8 most significant bits representing the vertical value of the video signal. The low byte of stroke data, D7 - D6, contains the two least significant bits of the vertical value. D4 - D3 are blanking information. Bits D1 and D0 are not used. The extreme right and left positions on the CRT's horizontal axis are blanked so that only trace data within the graticule area is displayed. Bits D5 and D4 are fractional bits (1/2 bit and 1/4 bit) used for digital averaging; they are not displayed.

L ROM EN determines whether the CPU or Counter is addressing the RAMs. The CPU addresses the RAMs with address bus bits A0 - A9. The CPU stores stroke data in Stroke Memory sequentially. It also fetches data from Stroke Memory for arithmetic operations, such as normalizer functions.

The Counter addresses the RAMs with counter bus bits CNT5 - CNT13, and CNT15. As the Counter counts, stroke data is accessed sequentially for display on the CRT. CNT15 selects trace A or trace B.

The following signals control Stroke Memory:

L ROM EN (low ROM enable) switches multiplexers U40, U41, and U42. When L ROM EN is low, the A inputs are selected. When L ROM EN is high, the B inputs are selected (SEL B).

L CS (low chip select) is the enabling input to the RAM chips U8, U9, U10, and U11. Multiplexer U40 selects either L MS1 or L MS3 to be the low chip select signal. When L CS is low, Stroke Memory is enabled.

MS1 (memory select 1) enables the Stroke Memory RAMs (via L CS). When L ROM EN is high and MS1 is low, the CPU controls Stroke Memory.

MS3 (memory select 3) enables the Stroke Memory RAMs (via L CS). When MS3 is low and L ROM EN is low, the Counter controls stroke memory.

HI-BYTE R/LW (high byte read/low-write) controls the direction of data in U8 and U9.

LO-BYTE R/LW (low byte read/low-write) controls data direction in U10.

Table 8-7. Processor Addresses

CPU Address	Function
	General I/O Interfaces
\$0	Analog-to-Digital Converter (Low Byte)
\$8	Analog-to-Digital Converter (High Byte)
\$20	Display Pushbuttons, Write Control
\$28	Display Pushbuttons, Store Control
\$30	HP-IB Address Switch, Sweep Status
	Control Latch Interface
\$19	Trigger Sweep Start/Reset Function
\$18	Arm the Sweep Start/Reset Function
\$1A	End Request Conversion Pulse
\$1B	Start Request Conversion Pulse
\$1C	Input Select A Low
\$1D	Input Select A High
\$1E	Input Select B Low
\$1F	Input Select B High
\$12	Disable Analog Fast Sweep Function
\$13	Enable Analog Fast Sweep Function
	HP-IB Registers
\$38	HP-IB Data Register
\$39	Interrupt Status Register for Incoming Data
\$3A	Interrupt Status Register for Bus Handshake
\$3B	Serial Poll Register
\$3C	HP-IB Address Status Register
\$3D	Auxiliary Command Register
\$3E	HP-IB Switch Selected Address Register
\$3F	Not Used
	System Memory
\$380-3BF	Character Buffer for Upper Printed Line on Display
\$3C0-3FF	Character Buffer for Lower Printed Line on Display
\$40-37F	Scratchpad Memory and Machine Stack for CPU
	Stroke Memory
\$400-55FF	Blanking Data for Trace B
\$600-77FF	Blanking Data for Trace A
\$800-99FF	Stroke Data for Trace B (High Byte)
\$A00-BBFF	Stroke Data for Trace A (High Byte)
\$C00-DDFF	Stroke Data for Trace B (Low Byte)
\$E00-FFFF	Stroke Data for Trace A (Low Byte)
\$1000-DFFF	Not Used
	Program Memory (ROM)
\$E000-SFFFF	HP-IB and Plot Subroutines Control Setting Display Subroutines Executive Program and Trace Data Handling Initialization and Test Subroutines

CTL R/LW (control read/low-write) controls data direction in U11.

System Memory and Multiplexer **F**

System Memory is similar in structure to Stroke Memory. System Memory comprises static RAM chips, U6 and U7, and multiplexer chips, U37–39. The multiplexers route signals from the CPU, Counter, and Memory and I/O Select to the RAMs.

The RAM chips contain a scratch pad memory and machine stack for the CPU's own internal operation. They also contain two character buffers, one for each line of character display. Refer to Table 8-7.

L ROM EN, as in Stroke Memory, determines whether the CPU or Counter is addressing RAM. By addressing RAM with address bus lines A0–A9, the CPU stores the front panel settings in the character buffers as ASCII code. Counter bus lines CNT9 through CNT14 select the character position, and CNT5 selects the upper or lower buffer.

The following signals control System Memory:

L ROM EN (low ROM enable) switches the multiplexers, U37, U38, and U39. When L ROM EN is high, the B inputs are selected (SEL B). When L ROM EN is low, the A inputs are selected.

L CS (low chip select) is the enabling input to the RAM chips U6 and U7. Multiplexer, U39, selects either MS0 or MS2 to be the low chip select signal. When L CS is low, System Memory is enabled.

MS0 (memory select 0) enables System Memory RAMs (via L CS). When MS0 is low and L ROM EN is high, the CPU controls System Memory.

MS2 (memory select 2) enables the System Memory RAMs (via L CS). When MS2 and L ROM EN are low, the Counter controls System Memory.

SYS R/LW (system read/low-write) controls direction of data flow in System Memory.

Memory and I/O Select **E**

This circuitry generates the following control lines.

MS0 Refer to System Memory and Multiplexer **F**.

MS1 Refer to Stroke Memory and Multiplexer **G**.

MS2 Refer to System Memory and Multiplexer **F**.

MS3 Refer to Stroke Memory and Multiplexer **G**.

L I/O SEL (low input/output select), when low, enables the I/O Decoder.

DSPL TRACE and **DSPL CHAR** together control the timing and direction of the DGTL X ramp.

DSPL TRACE (display trace) controls timing of the negative portion of the DGTL X ramp for display of traces. It also initiates strobing of stroke data to Y Data Buffer. DSPL TRACE is high when traces are displayed. (Refer to circuit descriptions of Display Control Logic and Blanking Logic in this section. Also refer to Digital X Generator in A5.)

DSPL CHAR (display characters) controls timing of the positive portion of the DGTL X ramp for display of characters. It enables blanking logic for characters, and provides phase shift in Counter. (Refer to Display Control Logic, Blanking Logic, and Counter circuit descriptions. Also refer to Digital X Generator in A5.)

Stroke Select Generator ①

STROKE SEL determines which of the Y Data Buffer (A5) inputs and outputs are enabled.

Display Control Logic ②

This circuit generates signals that time the display of information on the CRT. It controls some circuitry on the Data Converter Assembly, A5.

STRK GEN TIMG (stroke generator timing) controls the timing of the Digital Y Generator (A5) and Blanking Logic. It times the drawing and blanking of trace data from Stroke Memory (A7) that is stored temporarily in the Y Data Buffer (A5). When **STRK GEN TIMG** is high ($6 \mu\text{s}$), the Digital Y Generator (A5) processes stroke information from the Y Data Buffer and generates **DGTL Y**; a stroke is drawn which corresponds to one of the 512 buckets of the CRT display. When **STRK GEN TIMG** is low ($1 \mu\text{s}$), the CRT beam is blanked (**L DGTL BLNK**) and the Y Data Buffer is switched. See Figure 8-36 and Data Converter Assembly A5 circuit description.




Figure 8-36. Stroke Generator Timing

DSPL TRACE (display traces), when high, enables **STRK DATA STRB**.

STRK DATA STRB (stroke data strobe) strobes trace data into the Y Data Buffer (A5). Refer to Data Converter A5 circuit description.

STROKE BLNK (stroke blank) blanks the CRT as the Y DATA buffer (A5) is loaded.

Refer to Data Converter circuit description.

DSPL CHAR (display characters) is high during character display.

L X CLAMP R (low X clamp right) clamps **DGTL X** sweep ramp (A5) to 1V.

X HOLD LEFT (X hold left) is active during mixed mode. This signal holds DGTL X value constant (A5) during analog display interval, so that character line is positioned correctly and all characters are displayed. (Refer to Counter circuit description for detailed operation of mixed mode.)

Read/Write Select **Ⓒ**

READ/WRITE SELECT generates four commands for stroke and system memory. These outputs are active one at a time when A15 and WR CLK are low and LR/W is high. A10 and A11 determine which output is active.

SYS R/LW (system read/low-write) controls the direction of data in System Memory.

CTL R/LW (control read/low-write) controls data direction in the portion of Stroke Memory that corresponds to data lines D0 through D3.

LO-BYTE R/LW (low-byte read/low-write) controls data direction in the portion of Stroke Memory that stores the least significant data bits of the VIDEO (Y) data.

HI-BYTE R/LW (high-byte read/low-write) controls data direction in the portion of Stroke Memory that stores the eight most significant data bits of the video data.

Counter **Ⓓ**

The counter fetches trace and character data from System Memory and displays it, together with graticule illumination, on the CRT. It addresses System Memory via the counter bus, CNT1 – CNT16, and controls the data bus when L ROM EN is high.

CNT1 through CNT4 determine that strokes are drawn every 7 μ s. CNT5 through CNT13 determine that a trace is drawn in 3.58 ms and consists of 512 strokes (481 within the graticule). CNT14 through CNT16 select what is being drawn during the display refresh cycle: trace A, trace B, characters, or graticule illumination. The display refresh cycle, shown on Figure 8-37, repeats every 17.9 ms (55.8 Hz).

CNT5 is delayed when it selects either the upper or lower row of characters for display. When DSPL CHAR is high, it is gated with CNT4 at U54B, delaying CNT 5. See Figure 8-36.

CNT1 through CNT16 are produced by dividing L CPU CLK. The first divider in the chain, U36, divides 2 MHz by 14 to produce CNT1 through CNT4. U27 divides CNT4 by 256, and the first stage of U48A divides the U27 output by 2, producing CNT5 through CNT13. The remainder of U48A is a divide by 5, producing C14 through C16.

At sweep speeds 5 msec/DIV or faster (10 ms/DIV or faster if in DGTL AVG mode), the CPU does not have enough time to process the analog SWEEP and VIDEO signals into digital information for display on the CRT. To maintain display information, analog traces and digitally controlled characters and graticule illumination are displayed alternately on the CRT. This is called mixed mode. The Interface Assembly, A9, monitors the plug-in sweep speeds and signals when the sweep speeds are greater than or equal to 5 ms/DIV (or 10 ms/DIV); SLOW SWP goes low.

The CPU reads the sweep status interface portion of U12 (L) at the end of a sweep. When SLOW SWP goes low, it initiates the mixed mode process: ANLG FST SWP EN goes high (CPU address Δ 13). The Counter gates ANLG FST SWP EN with RETRACE, producing ANLG FST SWP, which goes to Blanking Logic **Ⓒ**, producing ANLG/LDGTL. ANLG/LDGTL travels to XYZ Amplifier Assembly A5, and ultimately produces the signal HDGTL that switches the Digital/Analog Switch (A6), which selects either the plug-in VIDEO and SWEEP signals, or the DGTL X and DGTL Y signals, to drive the CRT deflection plates.

Both of the digitally derived traces are blanked (but not cleared) during mixed mode operation (L DGTL BLNK). The Counter cycles through its normal display sequence: trace A (blanked), graticule illumination,




Figure 8-37. Display Refresh Cycle

trace B (blanked), and characters; except that trace B timing (trace B is now analog) is controlled by RETRACE instead of DGTL X.

Figure 8-38 shows how trace B timing is controlled in mixed mode. After graticules are drawn, COUNT EN goes low. Normally, COUNT EN would remain low for 1 μ s, but since the mainframe is in mixed mode, COUNT EN does not go high again, enabling the Counter to count, until RETRACE signals the start of the plug-in sweep, by going low. The Counter now counts for 3.58 ms, and after this period, COUNT EN again goes low, this time waiting for the end of the plug-in sweep, which is signalled by RETRACE going high.

I/O Decoder

The CPU uses the I/O Decoder to enable, one at a time, various interfaces and latches that receive or send data according to CPU commands. The I/O Decoder is enabled when L ROM EN is high and I/O Sel is low. Address bus lines A3, A4, and A5 determine which interface, latch, or command is enabled.




Figure 8-38. Mixed Mode Timing (Analog/Digital Display)

The I/O Decoder also enables commands for Data Converter Assembly A5.

Table 8-8 lists the circuitry controlled by the I/O Decoder.

Table 8-8. I/O Decoder Truth Table

A5	A4	A3	CPU Addresses	I/O Decoder Output Enabled
1	1	1	\$38-3F	HP-IB Talk & Listen Interface (L)
1	1	0	\$30-37	HP-IB Address Switch & Sweep Status Interface (L)
1	0	1	\$28-2F	Store Control Switch (O)
1	0	0	\$20-27	Write Control Switch (P)
0	1	1	\$18-1F	Control Latches (N)
0	1	0	\$10-17	Control Latches (N)
0	0	1	\$8-F	ADC HI BYTE (M)
0	0	0	\$0-7	ADC LO BYTE (M)

HP-IB Interface and Sweep Status Interface (L)

The microprocessor-controlled device, U24, handles all the talk and listen functions that occur during HP-IB operation. During HP-IB operation, the CPU sends and receives data (D8 – D15), using address bus lines A0, A1, and A2, which correspond to address locations \$38 through \$3F. U24 formats the data to and from the HP-IB device. U23 and U14 are buffers. (Refer to Table 8-7.)

R/LW and **L/RW** dictate whether the CPU is reading or writing to the HP-IB device.

Buffer U12 is enabled when the I/O Decoder is enabled and the CPU is accessing address \$30. The HP-IB address is sensed by U12. The rear panel ADDRESS switch provides contact closures to ground, which are translated to TTL levels with pull-up resistors.

Buffer U12 also stores plug-in sweep status information.

When LMANUAL is low, it indicates that the sweep is in manual mode.

When SLOW SWP is high, it indicates that the sweep is slow enough to digitize. (Refer to Counter **D**.)

When RETRACE is high, it indicates that the plug-in is retracing.

Store Control Switch **C**

This interface buffers four inputs from the front panel pushbuttons that control the CRT display. The inputs are contact closure to ground, translated to TTL input levels by pull-up resistors. The CPU accesses U4 at address \$28, when the I/O Decoder is enabled.

U4 also buffers inputs from Data Converter Assembly A5.

ADC BUSY (analog to digital conversion busy) is high during analog to digital conversion and goes low when conversion is finished.

LNOISE is low when the VIDEO input (A5) has noise characteristics.

Write Control Switch **P**

This interface buffers six inputs from the front panel pushbutton switches that control the CRT display. These inputs, again, are contact closure to ground and are translated to TTL input levels by pull-up resistors. The CPU accesses buffer U3 at address \$20 when the I/O Decoder is enabled.

Control Latches **N**

The CPU uses the control latches to control various operations of Data Converter Assembly A5 and the plug-in. Address lines A1-A3 specify which latch output is active (high) and A0 determines whether the latch is set or cleared. (Refer to Table 8-7.)

The following signals are control latch outputs:

REQ CONV (request conversion) initiates the analog to digital conversion in Data Converter Assembly A5.

IN SEL A and **IN SEL B** (input select A and input select B) select analog signals for digital conversion. (Refer to Table 8-5 and A5 circuit description.)

L SWP TRIG (low sweep trigger) triggers a sweep in the plug-in when a high from U30 pin 9 is ORed with TRIG from U24.

ANLG FST SWP EN (analog fast sweep enable) enables mixed mode. (Refer to Counter **D**.)

Blanking Logic **K**

Blanking Logic decodes timing signals and switch positions to turn off the beam on the CRT.

The signal at TP4 (L DGTL BLNK) blanks the beam of the CRT during digital display mode. When the signal at TP4 is low, the CRT is blanked. During analog display mode, the blanking signal from the plug-in blanks the CRT beam.

ANLG FST SWP EN (analog fast sweep enable), when high, blanks digital traces and enables mixed mode. (Refer to Counter circuit description in this section.)

STRKE GEN TIMG (stroke generator timing), when low, blanks for $1 \mu\text{s}$, each $7 \mu\text{s}$.

STRK BLNK LCHD (stroke blank latched), when low, blanks digitally displayed strokes.

WACTL and **WBCTL** (write A control and write B control), when low, blank digital trace A and digital trace B, respectively.

L CHAR DOTS (low character dots) controls blanking of the raster for character display. Character dots are drawn when the signal is low.

ANLG FST SWP is a timing signal for mixed mode. (Refer to Counter circuit description in this section.)

ANLG/LDGTL (analog/low-digital) selects digital or analog display. When low, digital display is active; when high, analog display is active.

Character Generator ①

The Character Generator generates two rows of characters onto the CRT by drawing a dot matrix on a vertical raster. The Counter forms the raster, which is a series of ramps, by alternately fetching the two Y Data Buffer outputs that correspond to the endpoints of the ramps. As the ramps are drawn, the character generator blanks portions of the raster. The portions not blanked form up to eight dots on each positive-going ramp, as shown on Figure 8-39.

The CPU senses the front panel control settings and stores them as ASCII code in System Memory. (ASCII is the American Standard Code for Information Interchange.) During the character portion of the display refresh




Figure 8-39. Dot Matrix Blanking Superimposed on Raster

cycle, the Counter stores the ASCII code in buffer U19. The code, together with CNT6, CNT7, and CNT8 form the address to the character ROM, U33.

The dot matrix output from U33 is the input to both U31 and U32 shift registers. U31 and U32 shift out the dot positions. A dot represents a portion of the vertical raster which is not blanked, and is 250 ns wide.

Refer to timing diagram, Figure 8-40, for the following cycle.

CHAR DOT SH goes high. Character code (ASCII) from address \$3C2 in System Memory is clocked into buffer U19 one or more times by CLK 00 gated with A15 (ROM EN), and passes to character ROM U33.

CHAR DOT SH goes low. Dot positions for the letter "R" are loaded into shift registers U31 and U32.

DOT CLK EN inhibits the shifting of dot positions out of U31 and U32. When DOT CLK EN goes low, dots for "R" are shifted out. The most significant bit of U32, H, is shifted out first. Bit H, and also bits G, F, and E which follow, are grounded. Thus, L CHAR DOT, the output at pin 7, is initially high and these dot positions are blanked. Next, bits D, C, B, and A of U32 are shifted out. These bits are high and cause L CHAR DOT to go low. L CHAR DOT remains low as bits H, G, F, and E shift out of U31, as these bits are also high for the letter "R." This produces a pattern of dots on the CRT that form the left edge of "R."

While dot positions for "R" shift out of U32 and U31, ASCII code for "C"(address \$382) is loaded into buffer U19. After the last bit for "R"(bit E of U31) shifts out, CHAR DOT SH goes low, and dot positions for "C" are transferred from U19 into U31 and U32. Now, dot positions for "C" shift out. Bits H through A of U32 and H through C of U31 shift out, forming the L CHAR DOT signal which produces, this time, a pattern of dots on the CRT that form the left edge of the letter "C."

Note that L CHAR DOTS on Figure 8-40 corresponds to the left edges of "R" and "C" drawn on the first positive ramp in Figure 8-39.

The preceding sequence occurs eight times for each pair of characters, upper and lower, shifting to the next character column with each new cycle. One sweep contains two rows of sixty-four characters. Only sixty are accessible by the user. Each row of character spaces is sequentially numbered from left to right.




Figure 8-40. Character Generator Timing

CNT 5 chooses the upper or lower row of characters for display. (For proper character display, CNT 5 is delayed by the Counter circuitry when DSPL CHAR is high. See Figure 8-36.)

L CHAR DOT (low character dots) is high when the trace is blanked, and is low when a character dot is being drawn.

STROKE SEL (stroke select) selects odd or even strokes. It selects one of the Y Data Buffer outputs.

DOT CLK EN (dot clock enable), when high, inhibits the shift register output. It is the STROKE SEL signal, delayed by one CLK \emptyset cycle.

DOT CLK clocks the shifting of dot positions (bits H through A).

CHAR DOT SH (character dot shift) enables the shift registers, U31 and U32.

TROUBLESHOOTING

Troubleshoot Processor Assembly A7 using the signature analysis troubleshooting diagrams, Figure 8-41. These diagrams supply instructions for verifying operation of most of the digital circuitry on Processor Assembly A7.

The procedure first checks clock circuitry, then checks the address bus, address decoding circuitry, the counter and counter bus (checks A – E). If this circuitry is operating correctly, the data bus and character generator can be verified next (checks F and H). The I/O buffers can also be verified (check I).

The above procedure does not fully test stroke and system memory (U6 – U11) or HP-IB circuitry (U14, U23, U24).

A system memory check and stroke memory check is activated when the HP 853A is turned on. This self test can be activated manually. Digital test routines #7 – #9, described in Section V, identify faulty memory components with fault location indicators displayed on the CRT. (Refer to Table 5-5.)

Signature Analysis also locates program ROM (U34) and character ROM (U33) failures.

Troubleshoot the HP-IB interface circuitry using signature analysis and digital storage test routine #A. First, use signature analysis to verify all input lines to the HP-IB microprocessor, U24. Then, activate digital storage test routine #A (refer to Section V). Test routine #A checks U24, setting U24 to a talk-only, listen-only mode for self-test. When test routine #A is active, U24 ignores any signals from the HP-IB device. Replace U24 if the message "FAILED" appears on the CRT.

If test routine #A runs successfully, a binary count sequence goes to data lines DI01 – DI08, allowing bus driver U23 to be partially verified with an oscilloscope. If these checks fail to locate a failure in the HP-IB circuitry, suspect U14 or U23.

A. Clock Check

With oscilloscope, verify four clock signals shown on Figure 8-35.

- U61 pin 14
- U60 pin 13
- U60 pin 12
- U48 pin 13

- Dot Clk (4 MHz)
- Clk (00) (2 MHz)
- WR CLK (2 MHz)
- ADC CLK (1 MHz)

B. CPU Address Check

Signature Analyzer connections:
 CLOCK ~ A7TP8 (CLK 00)
 START ~ A7TP6 (A15)
 STOP ~ A7TP6 (A15)
 GND A7TP9
 Remove jumper A7E1.

Switch A7S1A2 off. This causes the CPU (U50) to repeatedly execute instruction AND #529. This generates a binary count sequence on the address bus that cycles through the contents of Program ROM U34. Since A7S1A2 disables the data multiplexer U20-U22, only program memory data should appear on the CPU data bus, d0-d7. All decoding logic tied to the address bus is also exercised for verification.

C. Address Multiplex Check

Signature Analyzer connections:
 CLOCK ~ A7TP8 (CLK 00)
 START ~ A7TP6 (A15)
 STOP ~ A7TP6 (A15)
 GND A7TP9
 Remove jumper A7E1.
 Switch A7S1A4 and A7S1A5 on.

To verify operation of address multiplexers U37-U42, the binary count sequence on address bus A0 through A9 is checked at the inputs of System Memory, U6 and U7, and Stroke Memory, U8-U11.

Refer to Figure 8-1 for general signature analysis instructions.

Unless otherwise indicated, signature analysis is independent of plug-in control settings and can be performed with plug-in removed.




Figure 8-41. Processor Assembly A7, Signature Analysis Troubleshooting Diagram (1 of 4)

D. Display Counter Check

Signature Analyzer connections:

- CLOCK ~ A7TP8 (CLK 00)
- START ~ A7TP7 (CNT 16)
- STOP ~ A7TP7 (CNT 16)
- GND A7TP9

Remove jumper A7E1.
 Switch A7S1A5 ON.
 Ground A7TP3 to A7TP2 with a short jumper.
 Set spectrum analyzer and SWEEP TIME/DIV control to AUTO and SWEEP TRIGGER control to SINGLE (or remove plug-in from display mainframe).

Grounding A7TP3 forces a low at the enable inputs of counter U36. This causes counters U36, U27, and U48A to continuously cycle through the display count sequence, which appears on the counter bus, lines CNT2-CNT16. All display logic circuits tied to the counter bus are exercised.

Note that START and STOP signals rely on proper operation of the three counters. If the gate light on the signature analyzer is not flashing, check the counter outputs in sequence to determine which counter stage has stopped.

E. Display Counter Multiplexer Check

Signature Analyzer connections:

- CLOCK ~ A7TP8 (CLK 00)
- START ~ A7TP6 (A15)
- STOP ~ A7TP6 (A15)
- GND A7TP9

Remove jumper A7E1.
 Switch A7S1A3 OFF. Switch A7S1A4 and A7S1A5 ON.
 Remove ground jumper from A7TP3.

The display count sequence on the counter bus lines, CNT5-CNT13, is checked at the outputs of System Memory and Stroke Memory address multiplexers, U37-U42. Full operation of the address multiplexers is verified by this check if the Address Multiplex Check (C) has been performed.

Refer to Figure 8-1 for general signature analysis instructions.

Unless otherwise indicated, signature analysis is independent of plug-in control settings and can be performed with plug-in removed.




Figure 8-41. Processor Assembly A7, Signature Analysis Troubleshooting Diagram (2 of 4)

F. Data Bus Check

Signature Analyzer connections:
 CLOCK ~ A7TP8 (CLK 00)
 START ~ A7TP3 (ANLG FST SWP EN)
 STOP ~ A7TP3 (ANLG FST SWP EN)
 GND ~ A7TP9

Data Bus Test Routine Start-Up Procedure:
 Install jumper A7E1.
 Switch A7S1A3 on.
 Switch A7S2A2, A7S1A4, and A7S1A5 off.
 Set LINE switch OFF, and then ON, or ground A7TP5 (RESET) momentarily.
 Then switch A7S1A2 on.
 Set plug-in SWEEP TIME/DIV to MANUAL, or jumper A9TP1 (Interface Assembly A9) to ground at A7TP2.

When CPU U50 receives a power-up RESET signal with A7S1A2 off, a data bus test routine (stored in Program ROM U34) is activated. The CPU sends binary count sequences to data bus D0-D15, CPU data bus d0-d7, and data multiplexers U20-U22. Locate data bus problems by checking data bus pins on System Memory RAMs U6 and U7 and Stroke Memory RAMs U8-U11. This check also verifies memory write-enables lines from U26.

The +5 Vdc signature is correct only if the CPU (U50) is able to execute the test routine; suspect the CPU if it is incorrect. Signatures 6A0C or 0000 on U6-U11 indicate a "hung" data bus line; use a logic pulser and current tracer to find the fault.

G. Stroke Blank Check

Signature Analyzer connections*:
 CLOCK ~ A7U26 PIN 6 (LR/W)
 START ~ A7TP3 (ANLG FST SWP EN)
 STOP ~ A7TP3 (ANLG FST SWP EN)
 GND ~ A7TP9
 Perform Data Bus Test Routine Start-Up Procedure (F).

The binary count sequence generated by the data bus test routine verifies the stroke blank signal (decoded on U57).

*For the next check move clock connection to A7U26, pin 6 (without turning power off).

H. Character Generator and Blanking Check

Signature Analyzer connections*:
 CLOCK ~ A7U31 PIN 2 (DOT CLK)
 START ~ A7TP3 (ANLG FST SWP EN)
 STOP ~ A7TP3 (ANLG FST SWP EN)
 GND ~ A7TP9
 Switch A7S1A1 off.
 Perform Data Bus Test Routine Start-Up Procedure (F).

The binary count sequence generated by the data bus test routine verifies blanking logic (U1, U15-U18, and U45) and character generator (U19, U28, and U31-U33). Character columns are read from the character ROM U33 into shift registers U31 and U32, and shifted into the blanking logic (U17, U18, and U45).

Signatures on U19, U33, and parts of U31 and U32 require moving the CLOCK connection to A7TP8 (CLK 00).

*For the next check move clock connection to A7U31, pin 2. Switch A7S1A1 off, without turning power off.

Refer to Figure 8-1 for general signature analysis instructions.

Unless otherwise indicated, signature analysis is independent of plug-in control settings and can be performed with plug-in removed.




Figure 8-41. Processor Assembly A7, Signature Analysis Troubleshooting Diagram (3 of 4)

I. I/O Check

Signature Analyzer connections:

- CLOCK A7TP8 (CLK 00)
- START (see table)
- STOP (see table)
- GND A7TP9

- Remove Data Converter Assembly A5 from display mainframe.
- Remove jumper A7E1.
- Switch A7S1A2, A7S1A4, and A7S1A5 OFF.
- Disconnect 14-wire ribbon cable W6 from Motherboard Assembly A12.
- 5 Vdc Signature = 00UP

The binary count sequence on address bus A0 - A15 enables I/O buffers U3, U4, and U12, driving the high-order data bus lines D8 - D15. Each I/O line is verified by changing control settings according to the table.

Refer to Figure 8-1 for general signature analysis instructions.

Unless otherwise indicated, signature analysis is independent of plug-in control settings and can be performed with plug-in removed.




Figure 8-41. Processor Assembly A7, Signature Analysis Troubleshooting Diagram (4 of 4)

A7
PROCESSOR ASSEMBLY
00853-60008







FIGURE B-42. PROCESSOR ASSEMBLY A7, COMPONENT LOCATIONS

A7 PROCESSOR ASSEMBLY
00853-60008 (SHEET 1 OF 5)



A7 PROCESSOR ASSEMBLY 00853-60008 (SHEET 2 OF 5)





- NOTES:
1. REFERENCE DESIGNATORS WITHIN THIS ASSEMBLY ARE ABBREVIATED. FOR COMPLETE REFERENCE DESIGNATION, PREFIX ABBREVIATION WITH ASSEMBLY DESIGNATION.
 2. UNLESS OTHERWISE INDICATED: RESISTANCE IS IN OHMS (Ω), CAPACITANCE IS IN MICROFARADS (μF), INDUCTANCE IS IN MICROHENRIES (μH).
 3. HP-IB SIGNAL WIRE AND ITS ASSOCIATED GROUND WIRE ARE A TWISTED PAIR.
 4. UNLESS OTHERWISE INDICATED, SIGNALS ENTER AT LEFT SIDE AND EXIT AT RIGHT SIDE OF FUNCTION BLOCKS.
 5. DOTL GND CONNECTS TO CHASSIS (GND) ON MOTHERBOARD.

A7 PROCESSOR ASSEMBLY
00853-80008 (SHEET 4 OF 5)

J3

PIN	SIGNAL	TO FROM	FUNCTION BLOCK
1	ADR2	A10P1-1	L
2	ADR4	A10P1-2	L
3	ADR1	A10P1-3	L
4	ADR3	A10P1-4	L
5	NC		
6	ADR5	A10P1-5	L
7	D105	A10P1-7	L
8	REN	A10P1-8	L
9	D107	A10P1-9	L
10	D108	A10P1-8	L
11	D101	A10P1-11	L
12	D108	A10P1-12	L
13	D102	A10P1-13	L
14	NC		
15	D103	A10P1-15	L
16	NC		
17	D104	A10P1-17	L
18	NC		
19	EOI	A10P1-19	L
20	NC		
21	DAV	A10P1-21	L
22	GND. (DAV)	A10P1-22	L
23	NRFD	A10P1-23	L
24	GND. (NRFD)	A10P1-24	L
25	WDAC	A10P1-25	L
26	GND. (WDAC)	A10P1-26	L
27	IFC	A10P1-27	L
28	GND. (IFC)	A10P1-28	L
29	SRQ	A10P1-29	L
30	GND. (SRQ)	A10P1-30	L
31	ATM	A10P1-31	L
32	GND. (ATM)	A10P1-32	L
33	NC		
34	LOGIC GND	A10P1-34	L

J2

PIN	SIGNAL	TO FROM	FUNCTION BLOCK
1	L MAX HOLD A	A1A1P1-12	P
2	L PLOT GRAT	A1A1P1-18	O
3	L MAX HOLD B	A1A1P1-14	P
4	L PLOT TRACE	A1A1P1-18	O
5	L STORE BLNK A	A1A1P1-20	O
6	L STORE BLNK B	A1A1P1-19	O
7	L WRITE A	A1A1P1-17	P
8	L WRITE B	A1A1P1-15	P
9	L DBTL AVG	A1A1P1-10	P
10	L INP-B-A	A1A1P1-13	P
11	L MANUAL	ABJ1-6	L
12	OSPL CHAR	ASP1-30	K
13	OSPL TRACE	ASP1-31	K
14	L X CLAMP R	ASP1-6	H
15	STROKE BLNK	ASP1-32	H
16	STRK BLNK LCHD	ASP1-7	K
17	STRK DATA STRB	ASP1-33	H
18	STRK GEN TIND	ASP1-8	H
19	STROKE SEL	ASP1-34	I
20	L DETL BLNK	ASP1-7	K
21	X HOLD LEFT	ASP1-9	H
22	DB	ASP1-35	
23	DB	ASP1-10	
24	DB	ASP1-36	
25	DB	ASP1-11	
26	D10	ASP1-37	
27	D11	ASP1-12	
28	D12	ASP1-38	
29	D13	ASP1-13	
30	D14	ASP1-39	
31	D15	ASP1-14	
32	L INTEN MOD	ASP1-37	K
33	A. J BUSY	ASP1-40	O
34	GRAT EN	ASP1-36	K
35	ADC HI BYTE	ASP1-15	M
36	ANLG/DBTL	ASP1-4	K
37	ADC LO BYTE	ASP1-41	M
38	NC		
39	IN SEL A	ASP1-18	N
40	IN SEL B	ASP1-42	N
41	REG CONV	ASP1-17	N
42	L SWP LIMIT	ABJ1-5	N
43	L NOISE	ASP1-19	O
44	ADC CLK	A7P1-18	Q
45	DBTL GND	NOTE 5	R
46	DBTL GND	NOTE 5	R
47	DBTL GND	NOTE 5	R
48	DBTL GND	NOTE 5	R
49	DBTL GND	NOTE 5	R
50	DBTL GND	NOTE 5	R
51	+5V	A1A1P1-7	R
52	+5V	A1A1P1-7	R
53	+5V	A1A1P1-7	R
54	+5V	A1A1P1-7	R
55	+5V	A1A1P1-7	R
56	+5V	A1A1P1-7	R
57	RETRACE	ASP1-10	L
58	STORAGE OFF	ASP1-8	K
59	SLOW SWP	ASP1-7	L
60	L SWP TRIG	ASP1-9	N

A7

SERIAL PREFIX: 2223A

Figure 8-43. Processor Assembly A7, Schematic Diagram (4 of 5)

MNEMONICS	DESCRIPTION
ADC BUSY	ANALOG TO DIGITAL CONVERSION BUSY
ADC CLK	ADC CLOCK
ADC HI BYTE	ADC HIGH-BYTE
ADC LO BYTE	ADC LOW-BYTE
ANLG/LDGTL	ANALOG/LOW-DIGITAL
ANLG FST SWP	ANALOG FAST SWEEP
ANLG FST SWP EN	ANALOG FAST SWEEP ENABLE
ATN	ATTENTION
CHAR DOT	CHARACTER DOT
CHAR DOT SH	CHARACTER DOT SHIFT
CLK #0	CLOCK #0
COUNT EN	COUNT ENABLE
CPU CLK	CENTRAL PROCESSING UNIT CLOCK
CTL R/LW	CONTROL READ/LOW-WRITE
DAV	DATA VALID
DGTL GND	DIGITAL GROUND
DOT CLK EN	DOT CLOCK ENABLE
DSPL CHAR	DISPLAY CHARACTER
DSPL TRACE	DISPLAY TRACE
EOI	END OR IDENTIFY
GRAT EN	GRATICULE ENABLE
HI-BYTE R/LW	HIGH-BYTE READ/LOW-WRITE
IFC	INTERFACE CLEAR
IN SEL A	INPUT SELECT A
IN SEL B	INPUT SELECT B
L CHAR DOTS	LOW CHARACTER DOTS
L CPU CLK	LOW CENTRAL PROCESSING UNIT CLOCK
L CPU RESET	LOW CPU RESET
L DGTL AVG	LOW DIGITAL AVERAGE
L DGTL BLNK	LOW DIGITAL BLANK
INP-B=A	LOW INPUT MINUS B EQUALS A
L INTEN MOD	LOW INTENSITY MODULATION
L I/O SEL	LOW INPUT/OUTPUT SELECT
L MAX HOLD A	LOW MAXIMUM HOLD A
L MAX HOLD B	LOW MAXIMUM HOLD B
L PLOT GRAT	LOW PLOT GRATICULE
L PLOT TRACE	LOW PLOT TRACE
L ROM EN	LOW READ-ONLY MEMORY ENABLE
L STORE BLNK A	LOW STORE BLANK A
L STORE BLNK B	LOW STORE BLANK B
L SWP TRIG	LOW SWEEP TRIGGER
L SWP LIMIT	LOW SWEEP LIMIT
L WRITE A	LOW WRITE A
L WRITE B	LOW WRITE B
L X CLAMP R	LOW X CLAMP RIGHT
L MANUAL	LOW MANUAL
L NOISE	LOW NOISE
LO-BYTE R/LW	LOW-BYTE READ/LOW-WRITE
LR/W	LOW-READ/WRITE
MS0	MEMORY SELECT 0
MS1	MEMORY SELECT 1
MS2	MEMORY SELECT 2
MS3	MEMORY SELECT 3
NDAG	NOT DATA ACCEPTED
NRFD	NOT READY FOR DATA
REN	REMOTE ENABLE
REQ CONV	REQUEST CONVERSION
R/LW	READ/LOW-WRITE
ROM EN	READ-ONLY-MEMORY ENABLE
SLOW SWP	SLOW SWEEP
SRO	SERVICE REQUEST
STRK BLNK LCHD	STROKE BLANK LATCHED
STRK DATA STRB	STROKE DATA STROBE
STRK GEN TIMG	STROKE GENERATOR TIMING
STROKE SEL	STROKE SELECT
SYS R/LW	SYSTEM READ/LOW-WRITE
WR CLK	WRITE CLOCK
X HOLD	X HOLD LEFT

A7

SERIAL PREFIX: 2223A

Figure 8-43. Processor Assembly A7, Schematic Diagram (5 of 5)

INTERFACE ASSEMBLY A9, CIRCUIT DESCRIPTION

Interface Assembly A9 processes the analog vertical, sweep, and penlift signals from the plug-in to drive circuitry in the XYZ Amplifier Assembly A6 and Data Converter Assembly A5. Also, the input sweep rate is detected and used to control the display mode.

This assembly generates an error signal which is fed back to the plug-in. This error signal limits the AUTO TIME/DIV sweep rate when digital display mode is selected. A comparator signals Processor Assembly A7 when manual sweep mode is active. The Interface Assembly buffers a sweep trigger signal generated by the Processor Assembly. It also senses the plug-in sweep speed and initiates mixed mode. (For detailed description of mixed mode, refer to Counter circuit description of Processor Assembly A7.)

Video Amplifier **A**

The differential vertical output from the plug-in is attenuated in the Interface Assembly, forming the VIDEO input for the XYZ amplifiers and the analog-to-digital converters in assemblies A5 and A6.

Transistor Q8 amplifies the difference of the signals at its bases and drives emitter follower Q7. The Q7 output is fed back through R7 to the inverting base of Q8, where it is summed with one of the differential inputs fed through R2. The other differential input is divided by R1 and R3 and applied to the noninverting base of Q8. The voltage gain equals $R7/R2$ or $R3/R1$. Resistor R8 provides output voltage offset. When the two inputs are equal, TP4 is about 0.4V.

Resistor R5 sets the emitter current in Q8. VR1 determines Q7 emitter voltage. Resistor R4 sets the collector current in the inverting half of Q8. Bias current for Q7 is provided by R10. Supply filtering is provided by R6, C1, C2, C7, and L1. The amplifier is isolated from external loads to prevent oscillations by R9 and R11.

Sweep Buffer **B**

When switch S1 is set to the INT position, the $-5V$ and $+5V$ sweep signal from the plug-in passes through unity-gain amplifier U5 to the XYZ Amplifier Assembly and the Data Converter Assembly. The sweep signal also passes through R31 to the rear-panel HORIZ (SWEEP) output. Resistor R32, CR5 and CR6 prevent the U5 input from exceeding power supply limits.

When switch S1 is set to the EXT position, the signal present at the rear-panel HORIZ (SWEEP) becomes the sweep input to U5. When no sweep signal is present, R30 holds the U5 input at 0V.

Automatic Sweep Time (AST) Limiter, General Description

Figure 8-44 illustrates how the basic sweep circuitry in the plug-in and the AST limiter circuitry interact. In the plug-in, a current source feeds an integrating capacitor, forming a ramp. When the ramp voltage has increased to $+5V$, a comparator triggers a switch to reset the integrating capacitor to $-5V$ and the cycle repeats. The value of the current source is proportional to the slope of the sweep voltage waveform. When AUTO TIME/DIV is selected, the current source is varied by both the plug-in and Interface Assembly A9. The plug-in varies the current source with resistors (R), according to plug-in, front-panel control settings. The Interface Assembly varies the current source with feedback current IFB.

The sweep rate is detected by differentiating the sweep waveform; the output of U4A is negative when the slope of the sweep exceeds a threshold value determined by R13. This causes the output of integrator U4B to increase, producing more feedback current for the plug-in. This decreases the current feeding the integrating capacitor, decreasing the slope of the sweep ramp.

Sweep Differentiator **C**

Summing amplifier U4A produces an output proportional to the slope of the sweep voltage waveform. The sweep voltage is applied across C3, producing a current proportional to the sweep voltage change per unit time.




Figure 8-44. Automatic Sweep Time Limiter

The constant current in R13 is subtracted from the current produced by C3. The difference passes through R18. When the currents produced by R13 and C3 are equal, U4A output is zero. During a sweep, the U4A output is positive or negative when the C3 current is less or greater than the current through R13. During retrace, C3 current is negligible and R13 biases the U4A output positive.

When a digital display mode other than DGTL AVG is active, Q6 is off and R14 and R15 produce a 1.2V drop across R13. This corresponds to a 120 V/sec slope, equivalent to a 8.3 msec/DIV sweep. When DGTL AVG mode is active, Q6 is on and R14-16 produce a 0.66V drop across R13. This yields a 66 V/sec slope, equivalent to a 15 msec/DIV sweep.

AST Loop Integrator

Amplifier U4B integrates the error-voltage output of U4A to provide a feedback signal to the plug-in. Resistor R19 determines the current integrated by C8. Resistor R20 provides feedback loop compensation. Diode CR2 prevents U4B output from being less than -0.6V.

The U4B output is converted by R21, CR4, and Q4 to current. The collector current of Q4 is the same as Q4B since R24 and R25 are equal. Q4A is a 6.5 mA current source. When the AST limit feedback loop is active during auto sweep times and digital display mode, Q4A collector voltage is about +11V. When U4B output is high, CR4 is reverse-biased and all current from Q4A goes to the plug-in, slowing its sweep. As U4B output decreases, CR4 conducts through R21, diverting Q4A current from the plug-in, allowing the sweep rate to increase.

Switch Q3 disables the AST limit feedback loop when both STORE BLANK buttons are pressed. Current flows through R27, turning on Q3. No current flows to the plug-in. When no input connection is made, R28 provides base current to Q3.

For troubleshooting, ground TP7. This turns Q3 off and enables the AST limit feedback loop.

Slow Sweep Detect ⑤

When digital display mode and calibrated sweep times are active, the feedback loop is disabled and the output of integrator U4B ramps up or down according to the sweep rate. Comparator U1A provides an indication to the Processor Assembly of the sweep rate. For sweeps slower than the threshold determined by R13 (8.3 ms/DIV or 15 msec/DIV), U4A output is positive during the forward-portion of the sweep. This causes the output of integrator U4B to decrease to $-0.6V$. Thus, the inverting input of U1A is less than the noninverting input determined by R22 and R23; this forces U1A output high. For sweeps faster than the threshold (R13), U4B output increases. The inverting input of U1A is then higher than the noninverting input determined by R22 and R24; U1A output goes low.

Comparators ⑥

Comparators U1B and U1C convert PENLIFT to a RETRACE signal for Processor Assembly A7, and a switching signal for Q5. PENLIFT is 0V during the sweep, and +15V during retrace. PENLIFT is compared with +5 Vdc (U2R5 and U3R5). When PENLIFT is greater than +15V, CR3 and U2R6 protect the comparator inputs.

The LMANUAL signal notifies Processor Assembly when manual mode is active. The output of U1D is normally at +5V; it is 0V during manual mode.

Sweep Trigger ⑦

Transistors Q1 and Q2 convert L SWP TRIG to levels compatible with the the plug-in. Transistors Q1 and Q2 are normally off. To trigger a sweep, L SWP TRIG initially goes to 0V, then returns to +5V. Transistor Q1 turns on. Current through R36 turns Q2 on. The collector of Q2 goes to +15V and resets the sweep. When Q2 turns off, its output returns to $-15V$, triggering the sweep.






Figure 8-45. Interface Assembly A9, Component Locations



J1

PIN	SIGNAL	TO/FROM	FUNCTION BLOCK
1	NC		
2	+15V	A3J2-0	H
3	-15V	A3J2-7	H
4	ANLG BLNK	A8P1-32	H
5	L SWP LIMIT	A7J2-42	C
6	L MANUAL	A7J2-11	F
7	SLOW SWP	A7J2-53	E
8	STORAGE OFF	A7J2-58	D
9	L SWP TRIG	A7J2-80	G
10	RETRACE	A7J2-37	F
11	DND	NOTE 4	F
12	RETURN	NOTE 4	F
13	VIDEO	A5P1-50 A8P1-50	A
14	SWEEP	A5P1-44 A8P1-42	B



- NOTES:**
- REFERENCE DESIGNATORS WITHIN THIS ASSEMBLY ARE ABBREVIATED. FOR COMPLETE REFERENCE DESIGNATION, PREFIX ABBREVIATION WITH ASSEMBLY DESIGNATION.
 - UNLESS OTHERWISE INDICATED: RESISTANCE IS IN OHMS (Ω); CAPACITANCE IS IN MICROFARADS (μF); INDUCTANCE IS IN MICRONHENRIES (μH).
 - UNLESS OTHERWISE INDICATED, SIGNALS ENTER AT LEFT SIDE AND EXIT AT RIGHT SIDE OF FUNCTION BLOCKS.
 - ALL GROUNDS CONNECT TO CHASSIS (GND) AT MOTHERBOARD.
 - TOP VIEW OF ASSEMBLY
 - MNEMONIC TABLE:

MNEMONIC	DESCRIPTION
ANLG BLNK	ANALOG BLANK
AST	AUTOMATIC SWEEP TIME
AUX VERT	AUXILIARY VERTICAL
EXT TRIG	EXTERNAL TRIGGER
L MANUAL	LOW MANUAL
L SWP LIMIT	LOW SWEEP LIMIT
L SWP TRIG	LOW SWEEP TRIGGER
H MANUAL	HIGH MANUAL
 - REFER TO TABLE B-3 FOR MEASUREMENT CONDITIONS.
 - THESE COMPONENTS ADDED TO MAKE THE HP8537A, HP8538B, AND HP8539A PLUG-INS COMPATIBLE WITH THE HP853A.

SERIAL PREFIX: 2223A

FIGURE B-46. INTERFACE ASSEMBLY A9, SCHEMATIC DIAGRAM

A9

A10
HP-1B INTERCONNECT ASSEMBLY
00853-60009




Figure 8-47. Interconnect Assembly A10, Component Locations

Model 853A


Service

P/O A7
PROCESSOR
ASSEMBLY

A10 HP-IB INTERCONNECT
ASSEMBLY
00853-60009

NOTES:

1. HP-IB SIGNAL WIRE AND ITS ASSOCIATED GROUNDED WIRE ARE A TWISTED PAIR.
2. REFERENCE DESIGNATORS WITHIN THIS ASSEMBLY ARE ABBREVIATED. FOR COMPLETE DESIGNATOR, PREFIX WITH ASSEMBLY REFERENCE DESIGNATOR.



SERIAL PREFIX: 2223A

Figure 8-48. HP-IB Interconnect Assembly A10, Schematic Diagram

A10

A12
MOTHERBOARD ASSEMBLY
00853-60006




Figure 8-49. Motherboard Assembly A12, Component Locations

A12 MOTHERBOARD ASSEMBLY (00853-600C6)

NOTES:

1. Boldface indicates assembly where signal originates.
2. ANLG GND (▽), DGTL GND (▽), RETURN (▽), CTL GATE GND (▽), BUFFER GND (▽), and REG GND (▽) short to chassis at Motherboard Assembly A12. HC GND passes through Motherboard Assembly A12 and Display Power Supply Assembly A3. It connects to GND at Plug-in Power Supply Assembly A8. (See Figure 8-12.)

	Display Control Assembly A1A1J1	Display Adjust Assembly A2P1	Display Power Supply Assembly A3J2	High Voltage Power Supply Assembly A4P1	Data Converter Assembly A5P1	XYZ Amplifier Assembly A6P1	Processor Assembly A7J2	Interface Assembly A5J1	Fan Module Assembly (A13) A12J9
+158V			1			19,44			
+158V SW				12,27		20,45			
+15V		1,7	6	11,26	1,26	21,46		2	
+26V UNREG			4	14,29			51,52,53		
+5V	7		12,13,14		21,46		54,55,56		
-15V		2,8	7	10,25	3,28	23,48		3	
-FAN			3						2
ADC BUSY					40		35		
ALC CLK					18		44		
ADC HI BYTE					15		35		
ADC LO BYTE					41		37		
ANLG/LDGTL						4	36		
ANLG BLNK						32		4	
GROUND (NOTE 2)	1,2,3,4	3,4,10	8,9,10,11,	1,2,13, 16,17,28 5,20	2,20,22,25, 27,45,47	1,2,3, 25,27,47	45,46,47, 48,49,50	11,12	
CONTROL GATE						26			
D6					35		22		
D7					10		23		
D8					36		24		
D9					11		25		
D10					37		26		
D11					12		27		
D12					38		28		
D13					13		29		
D14					39		30		
D15					14		31		
DGTL X					29				
DGTL Y					4				
DSPL CHAR					30		12		
DSPL TRACE					31		13		
FOCUS		9							
FOCUS GATE				4,19		34			
GRAT EN				6,21		36			
HC GND ⁵			5	15,30			34		
IN SEL A							39		
IN SEL B							40		
INTEN	11					11			
L DGTL AVG	10					7			
L DGTL BLNK							9		
L INP_B-A	13						20		
L INTEN MOD							10		
L MANUAL							32		
L MAX HOLD A	12						11		
L MAX HOLD B	14						40		
L NOISE									
L PLOT GRAT	16								
L PLOT TRACE	18				19				
L STORE BLNK A	20								
L STORE BLNK B	19								
L SWP LIMIT									
L SWP TRIG									
L WRITE A	17								
L WRITE B	15								
L X CLAMP R									
REQ CONY									
RETRACE									
SCALE INTEN	8								
SLOW SWP									
STORAGE OFF									
STROKE BLNK									
STRK BLNK LCHD					32				
STRK DATA STRB					7				
STRK GEN TIMG					33				
STROKE LEN					8				
STROKE SEL					5				
SWEEP					34				
VIDEO					44				
X HOLD LEFT					50				
X POSN 1		6			9				
X POSN 2		5							
Y POSN		11							
Z MOD	6								

Figure 8-50. Motherboard Assembly, Continuity Chart
8-97/8-98




Figure 8-51. Major Assemblies, Components Locations
8-99/8-100

MANUAL CHANGES

MANUAL CHANGES

MANUAL IDENTIFICATION	
Model Number:	853A
Date Printed:	August 1982
Part Number:	00853-90001

This supplement contains important information for correcting manual errors and for adapting the manual to instruments containing improvements made after the printing of the manual.

- To use this supplement:**
- Make all ERRATA corrections
 - Make all appropriate serial number related changes indicated in the tables below

Serial Prefix or Number	Make Manual Changes	Serial Prefix or Number	Make Manual Changes
▶ 2244A			

▶ NEW ITEM

NOTE

Manual change supplements are revised as often as necessary to keep manuals as current and accurate as possible. Hewlett-Packard recommends that you periodically request the latest edition of this supplement. Free copies are available from all HP offices. When requesting copies quote the manual identification information from your supplement, or the model number and print date from the title page of the manual.

5 NOVEMBER 1982

2 Pages

Printed in U.S.A.



►ERRATA

Page 2-1:

At end of page, change recommended fuse fo 220/240 Vac line voltage to 1.25A FAST BLO.

Table 6-3:

Change A3C1 to HP Part Number 0160-5214, Check Digit 8, CAPACITOR-FXD .1UF \pm 20% 50VDC CER.

Change A3C2 to HP Part Number 0160-3456, Check Digit 6, CAPACITOR-FXD 100PF \pm 10% 1KVDC CER.

Change A3MP6 to HP Part Number 0340-0949, Check Digit 8, TRANSISTOR INSULATOR.

Change F from HP Part Number 2110-0001 to 2110-0094, Check Digit 9, FUSE 1.25A 250V.

Figure 6-3:

Change item 8 to HP Part Number 0515-0395, Check Digit 9, SCREW-MACH M4 X 0.7 6MM-LG 90-DEG-F(L)H-HD.

Change item 20 to HP Part Number 0515-0413, Check Digit 2, (2 places) SCREW-MACH 6PCH PAN HD POZI DRIVE.

Figure 6-5:

Add mechanical parts:

Item 24, HP Part Number 0515-0412, Check Digit 1, SCREW-SMM3 25 PCH PAN-HD-PZ.

Item 25, HP Part Number 2190-0102, Check Digit 8, WASHER LK .472 ID.

Item 26, HP Part Number 2950-0035, Check Digit 8, NUT-HEX 15/32/32.

Position item 24 (2 places) at left side of Processor Assembly.

Positions items 25 (2 places) and 26 (2 places) at upper corners of rear panel.

Figure 6-6:

Add item 21, HP Part Number 2360-0135, Check Digit 8, (2 places) SCREW-MACH 632 1.500 LN-LG PAN-HD-POZI.

Add item 22, HP Part Number 2190-0018, Check Digit 5, (6 places) WASHER LK .141 ID.

Change number of item 15 to 4 places.

Three screws and lock washers attach each rear foot to the rear panel. Items 21 and 15 are the center and outer screws, respectively. Item 22 is the lock washer.

Figure 6-7:

Change item 11 to HP Part Number 2360-0117, Check Digit 5, SCREW-MACH 6-32 1/375 PAN-HD-POZI.

Change item 13 to HP Part Number 5061-0089, Check Digit 0, KIT, FRONT HANDLES.

Figure 8-12 (1 of 2):

Change value of F1 for 220V, 240V operation to 1.25A.

Page 8-64:

In Counter circuit description, sixth paragraph, CPU address is \$13 when ANLG FST SWP EN is high.

►CHANGE 1

Table 6-3:

Change A4A1 to HP Part Number 08569-60080, Check Digit 0, HIGH VOLTAGE TRANSFORMER.

Change A4J2 to HP Part Number 1251-4647, Check Digit 3, CONNECTOR POST PP HDR.

Change A4J3 to HP Part Number 1251-4646, Check Digit 2, CONNECTOR POST TP HDR.

Change A4R28 to HP Part Number 0699-0171, Check Digit 7, RESISTOR 6.5M 5% 1W/C TC=0 \pm 100.

Change A4R29 to HP Part Number 2100-3359, Check Digit 4, RESISTOR-TRMR 2M 20% C

SIDE-ADJ 1-TRN.

Change A4R30 to HP Part Number 0699-0519, Check Digit 7, RESISTOR 12M 5% 1W.

Pages 8-27 through 8-29:

In circuit description, change cathode and filament voltage to -2350V, and control grid to -2400V.

Figure 8-14:

In function block H, change value of R28 to 6.5M, R29 to 2M, and R30 to 12M.

Change cathode and filament voltage to -2350V, and control grid to -2400V.

Change A4A1 part number to 08569-60080.